{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T15:31:40Z","timestamp":1773588700711,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":59,"publisher":"ACM","funder":[{"name":"NSF (National Science Foundation)","award":["CNS-2339901"],"award-info":[{"award-number":["CNS-2339901"]}]},{"name":"NSF (National Science Foundation)","award":["CNS-2312785"],"award-info":[{"award-number":["CNS-2312785"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3779212.3790201","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:55:26Z","timestamp":1773150926000},"page":"1413-1429","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Performance Predictability in Heterogeneous Memory"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2490-5176","authenticated-orcid":false,"given":"Jinshu","family":"Liu","sequence":"first","affiliation":[{"name":"Virginia Tech, Blacksburg, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8578-7099","authenticated-orcid":false,"given":"Hanchen","family":"Xu","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3911-1512","authenticated-orcid":false,"given":"Daniel S.","family":"Berger","sequence":"additional","affiliation":[{"name":"Microsoft and University of Washington, Redmond, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3489-2468","authenticated-orcid":false,"given":"Marcos K.","family":"Aguilera","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3155-0203","authenticated-orcid":false,"given":"Huaicheng","family":"Li","sequence":"additional","affiliation":[{"name":"Virginia Tech, Blacksburg, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM11 MPCore Processor Technical Reference Manual r2p0. https:\/\/developer.arm.com\/documentation\/ddi0360\/f\/level-1-memory-system\/about-the-level-1-data-side-memory-system\/linefill-buffers."},{"key":"e_1_3_2_1_2_1","unstructured":"Deep Learning Recommendation Model (DLRM). https:\/\/github.com\/facebookresearch\/dlrm."},{"key":"e_1_3_2_1_3_1","unstructured":"GPT-2. https:\/\/github.com\/openai\/gpt-2."},{"key":"e_1_3_2_1_4_1","unstructured":"Intel Memory Latency Checker (Intel MLC). https:\/\/www.intel.com\/content\/www\/us\/en\/download\/736633\/intel-memory-latency-checker-intel-mlc.html."},{"key":"e_1_3_2_1_5_1","unstructured":"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual: Volume 1. https:\/\/cdrdv2-public.intel.com\/671488\/248966-Software-Optimization-Manual-V1-048.pdf."},{"key":"e_1_3_2_1_6_1","unstructured":"LLM Inference in C\/C. https:\/\/github.com\/ggerganov\/llama.cpp."},{"key":"e_1_3_2_1_7_1","unstructured":"Memory Tiering: Hot Page Selection. https:\/\/lwn.net\/Articles\/898615\/."},{"key":"e_1_3_2_1_8_1","unstructured":"mm\/demotion: Memory Tiers and Demotion. https:\/\/lwn.net\/Articles\/897026\/."},{"key":"e_1_3_2_1_9_1","unstructured":"NUMA Memory Policy. https:\/\/docs.kernel.org\/admin-guide\/mm\/numa_memory_policy.html."},{"key":"e_1_3_2_1_10_1","unstructured":"Phoronix. https:\/\/github.com\/phoronix-test-suite\/phoronix-test-suite."},{"key":"e_1_3_2_1_11_1","unstructured":"Redis. https:\/\/redis.io."},{"key":"e_1_3_2_1_12_1","unstructured":"Reference Implementations of MLPerf Inference Benchmarks. https:\/\/github.com\/mlperf."},{"key":"e_1_3_2_1_13_1","volume-title":"CPU 2017","author":"SPEC","year":"2017","unstructured":"SPEC CPU 2017. https:\/\/www.spec.org\/cpu2017."},{"key":"e_1_3_2_1_14_1","unstructured":"The PBBS Benchmark Suite (V2). https:\/\/cmuparlay.github.io\/pbbsbench\/."},{"key":"e_1_3_2_1_15_1","unstructured":"VoltDB. https:\/\/www.voltdb.com."},{"key":"e_1_3_2_1_16_1","unstructured":"Weighted Interleaving for Memory Tiering. https:\/\/lwn.net\/Articles\/948037\/."},{"key":"e_1_3_2_1_17_1","volume-title":"https:\/\/github.com\/sbeamer\/gapbs.git","author":"Benchmark Suite GAP","year":"2021","unstructured":"GAP Benchmark Suite. https:\/\/github.com\/sbeamer\/gapbs.git, 2021."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3241586"},{"key":"e_1_3_2_1_19_1","volume-title":"Kai Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT)","author":"Bienia Christian","year":"2008","unstructured":"Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. The PARSEC Benchmark Suite: Characterization and Architectural Implications. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2008."},{"key":"e_1_3_2_1_20_1","volume-title":"Moinuddin Qureshi. BATMAN: Techniques for Maximizing System Bandwidth of Memory Systems with Stacked-DRAM. In The International Symposium on Memory Systems (MEMSYS)","author":"Chou Chiachen","year":"2017","unstructured":"Chiachen Chou, Aamer Jaleel, and Moinuddin Qureshi. BATMAN: Techniques for Maximizing System Bandwidth of Memory Systems with Stacked-DRAM. In The International Symposium on Memory Systems (MEMSYS), 2017."},{"key":"e_1_3_2_1_21_1","volume-title":"Santosh Abraham. Microarchitecture Optimizations for Exploiting Memory-Level Parallelism. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA)","author":"Chou Yuan","year":"2004","unstructured":"Yuan Chou, Brian Fahs, and Santosh Abraham. Microarchitecture Optimizations for Exploiting Memory-Level Parallelism. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA), 2004."},{"key":"e_1_3_2_1_22_1","volume-title":"Ada Gavrilovska. Kleio: A Hybrid Memory Page Scheduler with Machine Intelligence. In Proceedings of the 28th IEEE International Symposium on High Performance Distributed Computing (HPDC)","author":"Doudali Thaleia Dimitra","year":"2019","unstructured":"Thaleia Dimitra Doudali, Sergey Blagodurov, Abhinav Vishnu, Sudhanva Gurumurthi, and Ada Gavrilovska. Kleio: A Hybrid Memory Page Scheduler with Machine Intelligence. In Proceedings of the 28th IEEE International Symposium on High Performance Distributed Computing (HPDC), 2019."},{"key":"e_1_3_2_1_23_1","volume-title":"Karsten Schwan. Data Tiering in Heterogeneous Memory Systems. In Proceedings of the 11th European Conference on Computer Systems (EuroSys)","author":"Dulloor Subramanya R.","year":"2016","unstructured":"Subramanya R. Dulloor, Amitabha Roy, Zheguang Zhao, Narayanan Sundaram, Nadathur Satish, Rajesh Sankaran, Jeff Jackson, and Karsten Schwan. Data Tiering in Heterogeneous Memory Systems. In Proceedings of the 11th European Conference on Computer Systems (EuroSys), 2016."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582031"},{"issue":"2","key":"e_1_3_2_1_25_1","volume":"27","author":"Eyerman Stijn","year":"2009","unstructured":"Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, and James E. Smith. A Mechanistic Performance Model for Superscalar Out-of-Order Processors. ACM Transactions on Computer Systems, 27(2), 2009.","journal-title":"James E. Smith. A Mechanistic Performance Model for Superscalar Out-of-Order Processors. ACM Transactions on Computer Systems"},{"key":"e_1_3_2_1_26_1","volume-title":"Magnus Jahre. TEA: Time-Proportional Event Analysis. In Proceedings of the 50th Annual International Symposium on Computer Architecture (ISCA)","author":"Gottschall Bj\u00f6rn","year":"2023","unstructured":"Bj\u00f6rn Gottschall, Lieven Eeckhout, and Magnus Jahre. TEA: Time-Proportional Event Analysis. In Proceedings of the 50th Annual International Symposium on Computer Architecture (ISCA), 2023."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3779212.3790198"},{"key":"e_1_3_2_1_28_1","volume-title":"Bo Huang. The HiBench Benchmark Suite: Characterization of the MapReduce-Based Data Analysis. In Proceedings of the 26th International Conference on Data Engineering (ICDE)","author":"Huang Shengsheng","year":"2010","unstructured":"Shengsheng Huang, Jie Huang, Jinquan Dai, Tao Xie, and Bo Huang. The HiBench Benchmark Suite: Characterization of the MapReduce-Based Data Analysis. In Proceedings of the 26th International Conference on Data Engineering (ICDE), 2010."},{"key":"e_1_3_2_1_29_1","volume-title":"Kian-Lee Tan. Hash Joins Meet CXL: A Fresh Look. In Proceedings of the 18th Conference on Innovative Data Systems Research (CIDR)","author":"Huang Wentao","year":"2026","unstructured":"Wentao Huang, Mian Lu, and Kian-Lee Tan. Hash Joins Meet CXL: A Fresh Look. In Proceedings of the 18th Conference on Innovative Data Systems Research (CIDR), 2026."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_31_1","volume-title":"Anastasia Ailamaki. Demystifying CXL Memory Bandwidth Expansion for Analytical Workloads. In International Workshop on Accelerating Analytics and Data Management Systems (ADMS)","author":"Lebedev Georgiy","year":"2025","unstructured":"Georgiy Lebedev, Hamish Nicholson, Musa \u00dcnal, Sanidhya Kashyap, and Anastasia Ailamaki. Demystifying CXL Memory Bandwidth Expansion for Analytical Workloads. In International Workshop on Accelerating Analytics and Data Management Systems (ADMS), 2025."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3725843.3756063"},{"key":"e_1_3_2_1_33_1","volume-title":"Young Ik Eom. Memtis: Efficient Memory Tiering with Dynamic Page Classification and Page Size Determination. In Proceedings of the 29th ACM Symposium on Operating Systems Principles (SOSP)","author":"Lee Taehyung","year":"2023","unstructured":"Taehyung Lee, Sumit Kumar Monga, Changwoo Min, and Young Ik Eom. Memtis: Efficient Memory Tiering with Dynamic Page Classification and Page Size Determination. In Proceedings of the 29th ACM Symposium on Operating Systems Principles (SOSP), 2023."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3718958.3750479"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3715987"},{"key":"e_1_3_2_1_37_1","volume-title":"Dissecting CXL Memory Performance at Scale: Analysis, Modeling, and Optimization. https:\/\/arxiv.org\/abs\/2409.14317","author":"Liu Jinshu","year":"2024","unstructured":"Jinshu Liu, Hamid Hadian, Hanchen Xu, Daniel S. Berger, and Huaicheng Li. Dissecting CXL Memory Performance at Scale: Analysis, Modeling, and Optimization. https:\/\/arxiv.org\/abs\/2409.14317, 2024."},{"key":"e_1_3_2_1_38_1","volume-title":"Huaicheng Li. Tiered Memory Management Beyond Hotness. In Proceedings of the 19th USENIX Symposium on Operating Systems Design and Implementation (OSDI)","author":"Liu Jinshu","year":"2025","unstructured":"Jinshu Liu, Hamid Hadian, Hanchen Xu, and Huaicheng Li. Tiered Memory Management Beyond Hotness. In Proceedings of the 19th USENIX Symposium on Operating Systems Design and Implementation (OSDI), 2025."},{"key":"e_1_3_2_1_39_1","volume-title":"Scott Shenker. Harvesting Memory-bound CPU Stall Cycles in Software with MSH. In Proceedings of the 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI)","author":"Luo Zhihong","year":"2024","unstructured":"Zhihong Luo, Sam Son, Sylvia Ratnasamy, and Scott Shenker. Harvesting Memory-bound CPU Stall Cycles in Software with MSH. In Proceedings of the 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI), 2024."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00056"},{"key":"e_1_3_2_1_41_1","volume-title":"Tilmann Rabl. Fetch Me If You Can: Evaluating CPU Cache Prefetching and Its Reliability on High Latency Memory. In 21st International Workshop on Data Management on New Hardware (DaMoN)","author":"Mahling Fabian","year":"2025","unstructured":"Fabian Mahling, Marcel Weisgut, and Tilmann Rabl. Fetch Me If You Can: Evaluating CPU Cache Prefetching and Its Reliability on High Latency Memory. In 21st International Workshop on Data Management on New Hardware (DaMoN), 2025."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS55109.2022.00002"},{"key":"e_1_3_2_1_44_1","volume-title":"Hong Mei. Chrono: Meticulous Hotness Measurement and Flexible Page Migration for Memory Tiering. In Proceedings of the 20th European Conference on Computer Systems (EuroSys)","author":"Qi Zhenlin","year":"2025","unstructured":"Zhenlin Qi, Shengan Zheng, Ying Huang, Yifeng Hui, Bowen Zhang, Linpeng Huang, and Hong Mei. Chrono: Meticulous Hotness Measurement and Flexible Page Migration for Memory Tiering. In Proceedings of the 20th European Conference on Computer Systems (EuroSys), 2025."},{"key":"e_1_3_2_1_45_1","volume-title":"Simon Peter. HeMem: Scalable Tiered Memory Management for Big Data Applications and Real NVM. In Proceedings of the 28th ACM Symposium on Operating Systems Principles (SOSP)","author":"Raybuck Amanda","year":"2021","unstructured":"Amanda Raybuck, Tim Stamler, Wei Zhang, Mattan Erez, and Simon Peter. HeMem: Scalable Tiered Memory Management for Big Data Applications and Real NVM. In Proceedings of the 28th ACM Symposium on Operating Systems Principles (SOSP), 2021."},{"key":"e_1_3_2_1_46_1","volume-title":"Nam Sung Kim. Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices. In 56th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-56)","author":"Sun Yan","year":"2023","unstructured":"Yan Sun, Yifan Yuan, Zeduo Yu, Zeduo Yu, Reese Kuper, Chihun Song, Jinghan Huang, Houxiang Ji, Siddharth Agarwal, Jiaqi Lou, Ipoom Jeong, Ren Wang, Jung Ho Ahn, Tianyin Xu, and Nam Sung Kim. Demystifying CXL Memory with Genuine CXL-Ready Systems and Devices. In 56th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-56), 2023."},{"key":"e_1_3_2_1_47_1","volume-title":"Jianjun Chen. Exploring Performance and Cost Optimization with ASIC-Based CXL Memory. In Proceedings of the 19th European Conference on Computer Systems (EuroSys)","author":"Tang Yupeng","year":"2024","unstructured":"Yupeng Tang, Ping Zhou, Wenhui Zhang, Henry Hu, Qirui Yang, Hao Xiang, Tongping Liu, Jiaxin Shan, Ruoyun Huang, Cheng Zhao, Cheng Chen, Hui Zhang, Fei Liu, Shuai Zhang, Xiaoning Ding, and Jianjun Chen. Exploring Performance and Cost Optimization with ASIC-Based CXL Memory. In Proceedings of the 19th European Conference on Computer Systems (EuroSys), 2024."},{"key":"e_1_3_2_1_48_1","volume-title":"PHYSOR 2014 - The Role of Reactor Physics toward a Sustainable Future","author":"Tramm John R.","year":"2014","unstructured":"John R. Tramm, Andrew R. Siegel, Tanzima Islam, and Martin Schulz. XSBench - The Development and Verification of a Performance Abstraction for Monte Carlo Reactor Analysis. In PHYSOR 2014 - The Role of Reactor Physics toward a Sustainable Future, 2014."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3713082.3730376"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00064"},{"key":"e_1_3_2_1_51_1","volume-title":"Tiered Memory Management: Access Latency is the Key! In Proceedings of the 30th ACM Symposium on Operating Systems Principles (SOSP)","author":"Vuppalapati Midhul","year":"2024","unstructured":"Midhul Vuppalapati and Rachit Agarwal. Tiered Memory Management: Access Latency is the Key! In Proceedings of the 30th ACM Symposium on Operating Systems Principles (SOSP), 2024."},{"key":"e_1_3_2_1_52_1","volume-title":"Rachit Agarwal. Understanding the Host Network. In Proceedings of the ACM Special Interest Group on Data Communication (SIGCOMM)","author":"Vuppalapati Midhul","year":"2024","unstructured":"Midhul Vuppalapati, Saksham Agarwal, Henry Schuh, Baris Kasikci, Arvind Krishnamurthy, and Rachit Agarwal. Understanding the Host Network. In Proceedings of the ACM Special Interest Group on Data Communication (SIGCOMM), 2024."},{"key":"e_1_3_2_1_53_1","volume-title":"Dong Li. Performance Characterization of CXL Memory and Its Use Cases. In Proceedings of the 39th IEEE International Parallel and Distributed Processing Symposium (IPDPS)","author":"Wang Xi","year":"2025","unstructured":"Xi Wang, Jie Liu, Jianbo Wu, Shuangyan Yang, Jie Ren, Bhanu Shankar, and Dong Li. Performance Characterization of CXL Memory and Its Use Cases. In Proceedings of the 39th IEEE International Parallel and Distributed Processing Symposium (IPDPS), 2025."},{"key":"e_1_3_2_1_54_1","volume-title":"Tilmann Rabl. CXL Memory Performance for In-Memory Data Processing. In Proceedings of the 51st International Conference on Very Large Data Bases (VLDB)","author":"Weisgut Marcel","year":"2025","unstructured":"Marcel Weisgut, Daniel Ritter, P?nar T\u00f6z\u00fcn, Lawrence Benson, and Tilmann Rabl. CXL Memory Performance for In-Memory Data Processing. In Proceedings of the 51st International Conference on Very Large Data Bases (VLDB), 2025."},{"key":"e_1_3_2_1_55_1","volume-title":"Proceedings of the 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI)","author":"Xiang Lingfeng","year":"2024","unstructured":"Lingfeng Xiang, Zhen Lin, Weishu Deng, Hui Lu, Jia Rao, Yifan Yuan, and Ren Wang. NOMAD: Non-Exclusive Memory Tiering via Transactional Page Migration. In Proceedings of the 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI), 2024."},{"key":"e_1_3_2_1_56_1","volume-title":"Yasin. A Top-Down Method for Performance Analysis and Counters Architecture. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Ahmad","year":"2014","unstructured":"Ahmad Yasin. A Top-Down Method for Performance Analysis and Counters Architecture. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2014."},{"key":"e_1_3_2_1_57_1","volume-title":"Proceedings of the 20th USENIX Symposium on File and Storage Technologies (FAST)","author":"Yi Jifei","year":"2022","unstructured":"Jifei Yi, Benchao Dong, Mingkai Dong, Ruizhe Tong, and Haibo Chen. MT$^2$: Memory Bandwidth Regulation on Hybrid NVM\/DRAM Platforms. In Proceedings of the 20th USENIX Symposium on File and Storage Technologies (FAST), 2022."},{"key":"e_1_3_2_1_58_1","volume-title":"Chun Jason Xue. ArtMem: Adaptive Migration in Reinforcement Learning-Enabled Tiered Memory. In Proceedings of the 52nd Annual International Symposium on Computer Architecture (ISCA)","author":"Yi Xinyue","year":"2025","unstructured":"Xinyue Yi, Hongchao Du, Yu Wang, Jie Zhang, Qiao Li, and Chun Jason Xue. ArtMem: Adaptive Migration in Reinforcement Learning-Enabled Tiered Memory. In Proceedings of the 52nd Annual International Symposium on Computer Architecture (ISCA), 2025."},{"key":"e_1_3_2_1_59_1","volume-title":"Asaf Cidon. Managing Memory Tiers with CXL in Virtualized Environments. In Proceedings of the 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI)","author":"Zhong Yuhong","year":"2024","unstructured":"Yuhong Zhong, Daniel S. Berger, Carl Waldspurger, Ryan Wee, Ishwar Agarwal, Rajat Agarwal, Frank Hady, Karthik Kumar, Mark D. Hill, Mosharaf Chowdhury, and Asaf Cidon. Managing Memory Tiers with CXL in Virtualized Environments. In Proceedings of the 18th USENIX Symposium on Operating Systems Design and Implementation (OSDI), 2024."}],"event":{"name":"ASPLOS '26: 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T14:07:38Z","timestamp":1773583658000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779212.3790201"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,22]]},"references-count":59,"alternative-id":["10.1145\/3779212.3790201","10.1145\/3779212"],"URL":"https:\/\/doi.org\/10.1145\/3779212.3790201","relation":{},"subject":[],"published":{"date-parts":[[2026,3,22]]},"assertion":[{"value":"2026-03-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}