{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T15:30:58Z","timestamp":1773588658241,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":70,"publisher":"ACM","license":[{"start":{"date-parts":[[2027,3,22]],"date-time":"2027-03-22T00:00:00Z","timestamp":1805673600000},"content-version":"vor","delay-in-days":365,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["CNS-1954521"],"award-info":[{"award-number":["CNS-1954521"]}]},{"name":"National Science Foundation","award":["CNS-1942888"],"award-info":[{"award-number":["CNS-1942888"]}]},{"name":"National Science Foundation","award":["CNS-2154183"],"award-info":[{"award-number":["CNS-2154183"]}]},{"name":"National Science Foundation","award":["CCF-8191902"],"award-info":[{"award-number":["CCF-8191902"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,3,22]]},"DOI":"10.1145\/3779212.3790214","type":"proceedings-article","created":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:55:26Z","timestamp":1773150926000},"page":"1660-1676","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6932-7971","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"first","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8024-1116","authenticated-orcid":false,"given":"Boru","family":"Chen","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9995-5995","authenticated-orcid":false,"given":"Christopher W.","family":"Fletcher","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8895-8206","authenticated-orcid":false,"given":"Nandeeka","family":"Nayak","sequence":"additional","affiliation":[{"name":"University of California, Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2019. Communicating with the DUT. https:\/\/chipyard.readthedocs. io\/en\/stable\/Advanced-Concepts\/Chip-Communication.html"},{"key":"e_1_3_2_1_2_1","unstructured":"2021. Cross Module Reference (XMR) Primitive. https:\/\/github.com\/llvm\/circt\/issues\/933"},{"key":"e_1_3_2_1_3_1","unstructured":"2025. ESSENT. https:\/\/github.com\/ucsc-vama\/essent"},{"key":"e_1_3_2_1_4_1","unstructured":"2025. A Look into Intel Xeon 6's Memory Subsystem. https: \/\/chipsandcheese.com\/p\/a-look-into-intel-xeon-6s-memory"},{"key":"e_1_3_2_1_5_1","unstructured":"2025. Palladium Emulation | Cadence. https:\/\/www.cadence.com\/en_US\/home\/tools\/system-design-and-verification\/emulation-andprototyping\/ palladium.html"},{"key":"e_1_3_2_1_6_1","unstructured":"2025. Yosys Open Synthesis Suite. https:\/\/yosyshq.net\/yosys\/"},{"key":"e_1_3_2_1_7_1","volume-title":"Ullman","author":"Aho Alfred V.","year":"2006","unstructured":"Alfred V. Aho, Monica S. Lam, Ravi Sethi, and Jeffrey D. Ullman. 2006. Compilers: Principles, Techniques, and Tools (2nd Edition). Addison- Wesley Longman Publishing Co., Inc."},{"key":"e_1_3_2_1_8_1","volume-title":"Optimizing Sparse Matrix-Multiple Vectors Multiplication for Nuclear Configuration Interaction Calculations. In IEEE International Parallel and Distributed Processing Symposium (IPDPS).","author":"Aktulga Hasan Metin","year":"2014","unstructured":"Hasan Metin Aktulga, Aydin Bulu\u00e7, Samuel Williams, and Chao Yang. 2014. Optimizing Sparse Matrix-Multiple Vectors Multiplication for Nuclear Configuration Interaction Calculations. In IEEE International Parallel and Distributed Processing Symposium (IPDPS)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001138"},{"key":"e_1_3_2_1_10_1","volume-title":"Krste Asanovi?, and Borivoje Nikoli?.","author":"Amid Alon","year":"2020","unstructured":"Alon Amid, David Biancolin, Abraham Gonzalez, Daniel Grubb, Sagar Karandikar, Harrison Liew, Albert Magyar, Howard Mao, Albert Ou, Nathan Pemberton, Paul Rigge, Colin Schmidt, John Wright, Jerry Zhao, Yakun Sophia Shao, Krste Asanovi?, and Borivoje Nikoli?. 2020. Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs. IEEE Micro (2020)."},{"key":"e_1_3_2_1_11_1","unstructured":"Krste Asanovi? Rimas Avizienis Jonathan Bachrach Scott Beamer David Biancolin Christopher Celio Henry Cook Daniel Dabbelt John Hauser Adam Izraelevitz Sagar Karandikar Ben Keller Donggyu Kim John Koenig Yunsup Lee Eric Love Martin Maas Albert Magyar Howard Mao Miquel Moreto Albert Ou David A. Patterson Brian Richards Colin Schmidt Stephen Twigg Huy Vo and Andrew Waterman. 2016. The Rocket Chip Generator. http:\/\/www2.eecs.berkeley. edu\/Pubs\/TechRpts\/2016\/EECS-2016-17.html"},{"key":"e_1_3_2_1_12_1","volume-title":"Parallel Triangle Counting and Enumeration Using Matrix Algebra. In IEEE International Parallel and Distributed Processing Symposium Workshop (IPDPSW).","author":"Azad Ariful","year":"2015","unstructured":"Ariful Azad, Ayd?n Buluc, and John Gilbert. 2015. Parallel Triangle Counting and Enumeration Using Matrix Algebra. In IEEE International Parallel and Distributed Processing Symposium Workshop (IPDPSW)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997639"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218632"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611978759.3"},{"key":"e_1_3_2_1_17_1","volume-title":"Event-Driven Gate-Level Simulation with GP-GPUs. In Design Automation Conference (DAC).","author":"Chatterjee Debapriya","year":"2009","unstructured":"Debapriya Chatterjee, Andrew DeOrio, and Valeria Bertacco. 2009. Event-Driven Gate-Level Simulation with GP-GPUs. In Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3276493"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056860"},{"key":"e_1_3_2_1_20_1","volume-title":"RTL Simulation Acceleration with Machine Learning Models. In International Symposium on Quality Electronic Design (ISQED).","author":"Das Surajit","year":"2024","unstructured":"Surajit Das, Hetang Patel, Chandan Karfa, Kartheek Bellamkonda, Rahul Reddy, Disha Puri, Anshul Jain, Arijit Sur, and Pradip Prajapati. 2024. RTL Simulation Acceleration with Machine Learning Models. In International Symposium on Quality Electronic Design (ISQED)."},{"key":"e_1_3_2_1_21_1","unstructured":"Stijn Dongen. 2000. Graph Clustering by Flow Simulation. PhD thesis Center for Math and Computer Science (CWI) (2000)."},{"key":"e_1_3_2_1_22_1","volume-title":"Accelerating RTL Simulation with Hardware-Software Co-Design. In IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Elsabbagh Fares","year":"2023","unstructured":"Fares Elsabbagh, Shabnam Sheikhha, Victor A. Ying, Quan M. Nguyen, Joel S Emer, and Daniel Sanchez. 2023. Accelerating RTL Simulation with Hardware-Software Co-Design. In IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_23_1","volume-title":"Parendi: Thousand-Way Parallel RTL Simulation. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Emami Mahyar","unstructured":"Mahyar Emami, Thomas Bourgeat, and James R. Larus. 2025. Parendi: Thousand-Way Parallel RTL Simulation. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_2_1_24_1","volume-title":"Manticore: Hardware-Accelerated RTL Simulation with Static Bulk- Synchronous Parallelism. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Emami Mahyar","unstructured":"Mahyar Emami, Sahand Kashani, Keisuke Kamahori, Mohammad Sepehr Pourghannad, Ritik Raj, and James R. Larus. 2024. Manticore: Hardware-Accelerated RTL Simulation with Static Bulk- Synchronous Parallelism. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_2_1_25_1","volume-title":"Austin Ebel, and Brandon Reagen","author":"Garimella Karthik","year":"2025","unstructured":"Karthik Garimella, Austin Ebel, and Brandon Reagen. 2025. EinHops: Einsum Notation for Expressive Homomorphic Operations on RNSCKKS Tensors. https:\/\/eprint.iacr.org\/2025\/1272"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_2_1_27_1","volume-title":"Stellar: An Automated Design Framework for Dense and Sparse Spatial Accelerators. In IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Genc Hasan Nazim","year":"2024","unstructured":"Hasan Nazim Genc, Hansung Kim, Prashanth Ganesh, and Yakun Sophia Shao. 2024. Stellar: An Automated Design Framework for Dense and Sparse Spatial Accelerators. In IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_28_1","volume-title":"GEM: GPU-Accelerated Emulator-Inspired RTL Simulation. In Design Automation Conference (DAC).","author":"Guo Zizheng","year":"2025","unstructured":"Zizheng Guo, Yanqing Zhang, RunshengWang, Yibo Lin, and Haoxing Ren. 2025. GEM: GPU-Accelerated Emulator-Inspired RTL Simulation. In Design Automation Conference (DAC)."},{"key":"e_1_3_2_1_29_1","volume-title":"ExTensor: An Accelerator for Sparse Tensor Algebra. In IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Hegde Kartik","unstructured":"Kartik Hegde, Hadi Asghari-Moghaddam, Michael Pellauer, Neal Crago, Aamer Jaleel, Edgar Solomonik, Joel Emer, and Christopher W. Fletcher. 2019. ExTensor: An Accelerator for Sparse Tensor Algebra. In IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3485505"},{"key":"e_1_3_2_1_31_1","volume-title":"The Sparse Abstract Machine. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Hsu Olivia","year":"2023","unstructured":"Olivia Hsu, Maxwell Strange, Ritvik Sharma, Jaeyeon Won, Kunle Olukotun, Joel S. Emer, Mark A. Horowitz, and Fredrik Kj\u00f8lstad. 2023. The Sparse Abstract Machine. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_2_1_32_1","volume-title":"CP2K: Atomistic Simulations of Condensed Matter Systems. WIREs Computational Molecular Science","author":"Hutter J\u00fcrg","year":"2014","unstructured":"J\u00fcrg Hutter, Marcella Iannuzzi, Florian Schiffmann, and Joost Vande- Vondele. 2014. CP2K: Atomistic Simulations of Condensed Matter Systems. WIREs Computational Molecular Science (2014)."},{"key":"e_1_3_2_1_33_1","volume-title":"FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In International Symposium on Computer Architecture (ISCA).","author":"Karandikar Sagar","year":"2018","unstructured":"Sagar Karandikar, Howard Mao, Donggyu Kim, David Biancolin, Alon Amid, Dayeol Lee, Nathan Pemberton, Emmanuel Amaro, Colin Schmidt, Aditya Chopra, Qijing Huang, Kyle Kovacs, Borivoje Nikolic, Randy Katz, Jonathan Bachrach, and Krste Asanovi?. 2018. FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud. In International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_1_34_1","volume-title":"Allen Ken Kennedy","author":"PictureJohn","year":"2001","unstructured":"PictureJohn R. Allen Ken Kennedy. 2001. Optimizing Compilers for Modern Architectures: A Dependence-Based Approach. Morgan Kaufmann Publishers Inc."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Dusung Kim Maciej Ciesielski and Seiyang Yang. 2011. A New Distributed Event-Driven Gate-Level HDL Simulation by Accurate Prediction. In Design Automation & Test in Europe (DATE).","DOI":"10.1109\/DATE.2011.5763280"},{"key":"e_1_3_2_1_36_1","volume-title":"Tensor Algebra Compilation with Workspaces. In International Symposium on Code Generation and Optimization (CGO).","author":"Kjolstad Fredrik","year":"2019","unstructured":"Fredrik Kjolstad, Willow Ahrens, Shoaib Kamil, and Saman Amarasinghe. 2019. Tensor Algebra Compilation with Workspaces. In International Symposium on Code Generation and Optimization (CGO)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133901"},{"key":"e_1_3_2_1_38_1","volume-title":"Spatial: A Language and Compiler for Application Accelerators. SIGPLAN Not.","author":"Koeplinger David","year":"2018","unstructured":"David Koeplinger, Matthew Feldman, Raghu Prabhakar, Yaqi Zhang, Stefan Hadjis, Ruben Fiszel, Tian Zhao, Luigi Nardi, Ardavan Pedram, Christos Kozyrakis, and Kunle Olukotun. 2018. Spatial: A Language and Compiler for Application Accelerators. SIGPLAN Not. (2018)."},{"key":"e_1_3_2_1_39_1","volume-title":"Onyx: A Programmable Accelerator for Sparse Tensor Algebra. In IEEE Hot Chips 36 Symposium (HCS).","author":"Koul Kalhan","year":"2024","unstructured":"Kalhan Koul, Maxwell Strange, Jackson Melchert, Alex Carsello, Yuchen Mei, Olivia Hsu, Taeyoung Kong, Po-Han Chen, Huifeng Ke, Keyi Zhang, Qiaoyi Liu, Gedeon Nyengele, Akhilesh Balasingam, Jayashree Adivarahan, Ritvik Sharma, Zhouhua Xie, Christopher Torng, Joel Emer, Fredrik Kjolstad, Mark Horowitz, and Priyanka Raina. 2024. Onyx: A Programmable Accelerator for Sparse Tensor Algebra. In IEEE Hot Chips 36 Symposium (HCS)."},{"key":"e_1_3_2_1_40_1","volume-title":"The Cache Performance and Optimizations of Blocked Algorithms. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Lam Monica D.","unstructured":"Monica D. Lam, Edward E. Rothberg, and Michael E. Wolf. 1991. The Cache Performance and Optimizations of Blocked Algorithms. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_2_1_41_1","volume-title":"SecureLoop: Design Space Exploration of Secure DNN Accelerators. In IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Lee Kyungmi","year":"2023","unstructured":"Kyungmi Lee, Mengjia Yan, Joel Emer, and Anantha Chandrakasan. 2023. SecureLoop: Design Space Exploration of Secure DNN Accelerators. In IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_42_1","unstructured":"Patrick S. Li Adam M. Izraelevitz and Jonathan Bachrach. 2016. Specification for the FIRRTL Language. https:\/\/www2.eecs.berkeley.edu\/ Pubs\/TechRpts\/2016\/EECS-2016-9.pdf"},{"key":"e_1_3_2_1_43_1","volume-title":"TaroRTL: Accelerating RTL Simulation Using Coroutine-Based Heterogeneous Task Graph Scheduling. In European Conference on Parallel and Distributed Processing (Euro-Par).","author":"Lin Dian-Lun","year":"2024","unstructured":"Dian-Lun Lin, Umit Ogras, Joshua San Miguel, and Tsung-Wei Huang. 2024. TaroRTL: Accelerating RTL Simulation Using Coroutine-Based Heterogeneous Task Graph Scheduling. In European Conference on Parallel and Distributed Processing (Euro-Par)."},{"key":"e_1_3_2_1_44_1","volume-title":"International Conference on Parallel Processing (ICPP).","author":"Lin Dian-Lun","year":"2023","unstructured":"Dian-Lun Lin, Haoxing Ren, Yanqing Zhang, Brucek Khailany, and Tsung-Wei Huang. 2023. From RTL to CUDA: A GPU Acceleration Flow for RTL Simulation with Batch Stimulus. In International Conference on Parallel Processing (ICPP)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"Guillem L\u00f3pez-Parad\u00eds Brian Li Adri\u00e1 Armejach StefanWallentowitz Miquel Moret\u00f3 and Jonathan Balkind. 2023. Fast Behavioural RTL Simulation of 10B Transistor SoC Designs with Metro-Mpi. In Design Automation & Test in Europe (DATE).","DOI":"10.23919\/DATE56975.2023.10137080"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00069"},{"key":"e_1_3_2_1_47_1","volume-title":"Standards for Graph Algorithm Primitives. In IEEE High Performance Extreme Computing Conference (HPEC).","author":"Mattson Tim","year":"2013","unstructured":"Tim Mattson, David Bader, Jon Berry, Aydin Buluc, Jack Dongarra, Christos Faloutsos, John Feo, John Gilbert, Joseph Gonzalez, Bruce Hendrickson, Jeremy Kepner, Charles Leiserson, Andrew Lumsdaine, David Padua, Stephen Poole, Steve Reinhardt, Mike Stonebraker, Steve Wallach, and Andrew Yoo. 2013. Standards for Graph Algorithm Primitives. In IEEE High Performance Extreme Computing Conference (HPEC)."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","unstructured":"Yusuke Nagasaka Satoshi Matsuoka Ariful Azad and Ayd?n Bulu\u00e7. 2019. Performance Optimization Modeling and Analysis of Sparse Matrix-Matrix Products on Multi-Core and Many-Core Processors. Parallel Comput. (2019).","DOI":"10.1016\/j.parco.2019.102545"},{"key":"e_1_3_2_1_49_1","volume-title":"TeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators. In IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Nayak Nandeeka","year":"2023","unstructured":"Nandeeka Nayak, Toluwanimi Odemuyiwa, Shubham Ugare, Christopher W. Fletcher, Michael Pellauer, and Joel Emer. 2023. TeAAL: A Declarative Framework for Modeling Sparse Tensor Accelerators. In IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00107"},{"key":"e_1_3_2_1_51_1","unstructured":"ToluwanimiO. Odemuyiwa Joel S. Emer and JohnD.Owens. 2024. The EDGE Language: Extended General Einsums for Graph Algorithms. https:\/\/arxiv.org\/abs\/2404.11591"},{"key":"e_1_3_2_1_52_1","volume":"198","author":"Padua David A.","unstructured":"David A. Padua and Michael J. Wolfe. 1986. Advanced Compiler Optimizations for Supercomputers. Commun. ACM (1986).","journal-title":"Michael J. Wolfe."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/829576"},{"key":"e_1_3_2_1_54_1","unstructured":"Colin Schmidt and Adam Izraelevitz. 2013. A Fast Parameterized SHA3 Accelerator. https:\/\/people.eecs.berkeley.edu\/~kubitron\/courses\/ cs262a-F13\/projects\/reports\/project11_report.pdf"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2833179.2833183"},{"key":"e_1_3_2_1_56_1","unstructured":"Wilson Snyder. 2003. Verilator. https:\/\/www.veripool.org\/verilator\/"},{"key":"e_1_3_2_1_57_1","volume-title":"Scaling Betweenness Centrality Using Communication-Efficient Sparse Matrix Multiplication. In International Conference for High Performance Computing (SC).","author":"Solomonik Edgar","year":"2017","unstructured":"Edgar Solomonik, Maciej Besta, Flavio Vella, and Torsten Hoefler. 2017. Scaling Betweenness Centrality Using Communication-Efficient Sparse Matrix Multiplication. In International Conference for High Performance Computing (SC)."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.14778\/2809974.2809983"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3649820"},{"key":"e_1_3_2_1_60_1","volume-title":"Emer","author":"Sze Vivienne","year":"2020","unstructured":"Vivienne Sze, Yu-Hsin Chen, Tien-Ju Yang, and Joel S. Emer. 2020. Efficient Processing of Deep Neural Networks. Springer."},{"key":"e_1_3_2_1_61_1","volume-title":"Linear Scaling Self-Consistent Field Calculations with Millions of Atoms in the Condensed Phase. Journal of Chemical Theory and Computation","author":"VandeVondele Joost","year":"2012","unstructured":"Joost VandeVondele, Urban Bor\u0161tnik, and J\u00fcrg Hutter. 2012. Linear Scaling Self-Consistent Field Calculations with Millions of Atoms in the Condensed Phase. Journal of Chemical Theory and Computation (2012)."},{"key":"e_1_3_2_1_62_1","volume-title":"RepCut: Superlinear Parallel RTL Simulation with Replication-Aided Partitioning. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Wang Haoyuan","year":"2023","unstructured":"Haoyuan Wang and Scott Beamer. 2023. RepCut: Superlinear Parallel RTL Simulation with Replication-Aided Partitioning. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/3622781.3674184"},{"key":"e_1_3_2_1_64_1","volume-title":"Mauro Del Ben, and J\u00fcrg Hutter","author":"Wilhelm Jan","year":"2016","unstructured":"Jan Wilhelm, Patrick Seewald, Mauro Del Ben, and J\u00fcrg Hutter. 2016. Large-Scale Cubic-Scaling Random Phase Approximation Correlation Energy Calculations Using a Gaussian Basis. Journal of Chemical Theory and Computation (2016)."},{"key":"e_1_3_2_1_65_1","volume-title":"Icarus Verilog: Open- Source Verilog More Than a Year Later. Linux J.","author":"Williams Stephen","year":"2002","unstructured":"Stephen Williams and Michael Baxter. 2002. Icarus Verilog: Open- Source Verilog More Than a Year Later. Linux J. (2002)."},{"key":"e_1_3_2_1_66_1","unstructured":"Jaeyeon Won Willow Ahrens Joel S. Emer and Saman Amarasinghe. 2024. The Continuous Tensor Abstraction: Where Indices are Real. https:\/\/arxiv.org\/abs\/2407.01742"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"crossref","unstructured":"Seiyang Yang Jaehoon Han Doowhan Kwak Namdo Kim Daeseo Cha Junhyuck Park and Jay Kim. 2014. Predictive Parallel Event-Driven HDL Simulation with a New Powerful Prediction Strategy. In Design Automation & Test in Europe (DATE).","DOI":"10.7873\/DATE.2014.329"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"e_1_3_2_1_69_1","volume-title":"SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. In Workshop on Computer Architecture Research with RISC-V (CARRV).","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine. In Workshop on Computer Architecture Research with RISC-V (CARRV)."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"crossref","unstructured":"Yan Zhu Boru Chen Christopher W. Fletcher and Nandeeka Nayak. 2026. RTeAAL Sim: Using Tensor Algebra to Represent and Accelerate RTL Simulation (Extended Version). In arXiv.","DOI":"10.1145\/3779212.3790214"}],"event":{"name":"ASPLOS '26: 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems","location":"Pittsburgh PA USA","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems","SIGPLAN ACM Special Interest Group on Programming Languages","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 31st ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3779212.3790214","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2026,3,15]],"date-time":"2026-03-15T14:02:24Z","timestamp":1773583344000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779212.3790214"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,22]]},"references-count":70,"alternative-id":["10.1145\/3779212.3790214","10.1145\/3779212"],"URL":"https:\/\/doi.org\/10.1145\/3779212.3790214","relation":{},"subject":[],"published":{"date-parts":[[2026,3,22]]},"assertion":[{"value":"2026-03-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}