{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T00:06:59Z","timestamp":1769645219219,"version":"3.49.0"},"reference-count":47,"publisher":"Association for Computing Machinery (ACM)","issue":"2","funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["92473207 and 62204111"],"award-info":[{"award-number":["92473207 and 62204111"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2026,3,31]]},"abstract":"<jats:p>The computing efficiency of digital VLSIs has increased with advancements in manufacturing, but this progress is slowing due to post-Moore physical limits. To improve efficiency, better standard cell-level synthesis can reduce transistor counts for low-power design. However, the design space at this level is limited, leaving room for transistor-level optimization. While previous research has explored transistor-level optimization, most focus on small-scale circuits, and few large-scale approaches are coarse-grained and lack a global perspective. In this article, we propose an efficient transistor-level optimization flow for CMOS VLSIs. It includes (1) a partition algorithm with a fast quality estimation method based on a metric named weighted cell sharing rate, (2) a neural network model with dedicated feature selection to provide an accurate optimization potential evaluation, and (3) an effective iterative partition selection method with global consideration of the partitions\u2019 dependencies, for obtaining partitions suitable for transistor-level synthesis tools. This flow can optimize a given digital circuit\u2019s netlist for reducing the transistor count. The experimental results demonstrate that the proposed flow achieves an average reduction of 11.04% and 7.94% in transistor counts compared to standard cell logic synthesis and the advanced large-scale transistor-level optimization work, respectively.<\/jats:p>","DOI":"10.1145\/3779434","type":"journal-article","created":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T11:48:39Z","timestamp":1769600919000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["ETOF: An Efficient Transistor-Level Optimization Flow for Large-Scale CMOS Circuits"],"prefix":"10.1145","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-1056-4389","authenticated-orcid":false,"given":"Runquan","family":"Lei","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Sun Yat-Sen University","place":["Shenzhen, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9943-0550","authenticated-orcid":false,"given":"Lang","family":"Feng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Sun Yat-Sen University","place":["Shenzhen, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-6984-8964","authenticated-orcid":false,"given":"Zetao","family":"Zhang","sequence":"additional","affiliation":[{"name":"HiSilicon Technologies Co., Ltd.","place":["Shenzhen, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-2044-4812","authenticated-orcid":false,"given":"Xin","family":"Gao","sequence":"additional","affiliation":[{"name":"HiSilicon Technologies Co., Ltd.","place":["Shenzhen, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-3817-0108","authenticated-orcid":false,"given":"Yang","family":"Liu","sequence":"additional","affiliation":[{"name":"HiSilicon Technologies Co., Ltd.","place":["Shenzhen, China"]}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,1,28]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"64pointFFTProcessor. 2019. Retrieved from https:\/\/github.com\/hibagus\/64pointFFTProcessor"},{"key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"3046","DOI":"10.1109\/TCAD.2025.3538492","article-title":"Reducing transistor count in CMOS logic design through clustering and library-independent multiple-output logic synthesis","author":"Biswas D. Kagaris and A. K.","year":"2025","unstructured":"D. Kagaris and A. K. Biswas. 2025. Reducing transistor count in CMOS logic design through clustering and library-independent multiple-output logic synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 44, 8 (2025), 3046\u20133059.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_4_2","first-page":"1","article-title":"Simultaneous transistor folding and placement in standard cell layout synthesis","author":"Baek K.","year":"2021","unstructured":"K. Baek and T. Kim. 2021. Simultaneous transistor folding and placement in standard cell layout synthesis. International Conference On Computer Aided Design (2021), 1\u20138.","journal-title":"International Conference On Computer Aided Design"},{"key":"e_1_3_1_5_2","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/ICVD.1995.512090","article-title":"A new switching-level approach to multiple-output functions synthesis","author":"Bolchini C.","year":"1995","unstructured":"C. Bolchini, G. Buonanno, D. Sciuto, and R. Stefanelli. 1995. A new switching-level approach to multiple-output functions synthesis. Proceedings of the International Conference on VLSI Design (1995), 125\u2013129.","journal-title":"Proceedings of the International Conference on VLSI Design"},{"key":"e_1_3_1_6_2","first-page":"1","article-title":"SpecPart: A supervised spectral framework for hypergraph partitioning solution improvement","author":"Bustany I.","year":"2022","unstructured":"I. Bustany, A. B. Kahng, I. Koutis, B. Pramanik, and Z. Wang. 2022. SpecPart: A supervised spectral framework for hypergraph partitioning solution improvement. IEEE\/ACM International Conference On Computer Aided Design (2022), 1\u20139.","journal-title":"IEEE\/ACM International Conference On Computer Aided Design"},{"key":"e_1_3_1_7_2","first-page":"163","article-title":"Reducing the number of transistors with gate clustering","author":"Posser R. Reis, C. Concei\u00e7\u00e3o, and G.","year":"2016","unstructured":"R. Reis, C. Concei\u00e7\u00e3o, and G. Posser. 2016. Reducing the number of transistors with gate clustering. Latin American Symposium on Circuits & Systems (2016), 163\u2013166.","journal-title":"Latin American Symposium on Circuits & Systems"},{"key":"e_1_3_1_8_2","first-page":"236","article-title":"Netlist optimization by gate merging","author":"Concei\u00e7\u00e3o R. A. da L. Reis C. M. de Oliveira","year":"2019","unstructured":"R. A. da L. Reis C. M. de Oliveira Concei\u00e7\u00e3o. 2019. Netlist optimization by gate merging. International Conference on Very Large Scale Integration (2019), 236\u2013237.","journal-title":"International Conference on Very Large Scale Integration"},{"key":"e_1_3_1_9_2","unstructured":"CNN Accelerator VLSI. 2021. Retrieved from https:\/\/github.com\/lirui-shanghaitech\/CNN-Accelerator-VLSI"},{"key":"e_1_3_1_10_2","first-page":"186","article-title":"A cell clustering technique to reduce transistor count","author":"Concei\u00e7\u00e3o C.","year":"2017","unstructured":"C. Concei\u00e7\u00e3o, G. Moura, F. Pisoni, and R. Reis. 2017. A cell clustering technique to reduce transistor count. IEEE International Conference on Electronics, Circuits and Systems (2017), 186\u2013189.","journal-title":"IEEE International Conference on Electronics, Circuits and Systems"},{"key":"e_1_3_1_11_2","unstructured":"DA-Based-LMS-Adaptive-filter. 2021. Retrieved from https:\/\/github.com\/mnmhdanas\/DA-Based-LMS-Adaptive-filter"},{"key":"e_1_3_1_12_2","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/1284480.1284511","article-title":"A comparative study of CMOS gates with minimum transistor stacks","author":"Rosa L. S. da","year":"2007","unstructured":"L. S. da Rosa, A. I. Reis, R. P. Ribas, F. de Souza Marques, and F. R. Schneider. 2007. A comparative study of CMOS gates with minimum transistor stacks. Proceedings of the Conference on Integrated Circuits and Systems Design (2007), 93\u201398.","journal-title":"Proceedings of the Conference on Integrated Circuits and Systems Design"},{"key":"e_1_3_1_13_2","first-page":"324","article-title":"Switch level optimization of digital CMOS gate networks","author":"Rosa L. S. da","year":"2009","unstructured":"L. S. da Rosa, F. R. Schneider, R. P. Ribas, and A. I. Reis. 2009. Switch level optimization of digital CMOS gate networks. International Symposium on Quality Electronic Design (2009), 324\u2013329.","journal-title":"International Symposium on Quality Electronic Design"},{"key":"e_1_3_1_14_2","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1145\/1150343.1150381","article-title":"Fast disjoint transistor networks from BDDs","author":"Junior L. S. da Rosa","year":"2006","unstructured":"L. S. da Rosa Junior, F. S. Marques, T. M. G. Cardoso, R. P. Ribas, S. S. Sapatnekar, and A. I. Reis. 2006. Fast disjoint transistor networks from BDDs. Proceedings of the Symposium on Integrated Circuits and Systems Design (2006), 137\u2013142.","journal-title":"Proceedings of the Symposium on Integrated Circuits and Systems Design"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907722"},{"key":"e_1_3_1_16_2","unstructured":"C. Deng Z. Zhao Y. Wang Z. Zhang and Z. Feng. 2019. GraphZoom: A multi-level spectral approach for accurate and scalable graph embedding. International Conference on Learning Representations. 1\u201320. arXiv:1910.02370. Retrieved from https:\/\/arxiv.org\/abs\/1910.02370"},{"key":"e_1_3_1_17_2","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/3658617.3697721","article-title":"MTLSO: A multi-task learning approach for logic synthesis optimization","author":"Faez F.","year":"2025","unstructured":"F. Faez, R. Karimi, Y. Zhang, L. Chen X. Li, M. Yuan, and M. Biparva. 2025. MTLSO: A multi-task learning approach for logic synthesis optimization. Asia and South Pacific Design Automation Conference (2025), 72\u201378.","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"e_1_3_1_18_2","first-page":"581","article-title":"DRiLLS: Deep reinforcement learning for logic synthesis","author":"Hosny A.","year":"2020","unstructured":"A. Hosny, S. Hashemi, M. Shalan, and S. Reda. 2020. DRiLLS: Deep reinforcement learning for logic synthesis. Asia and South Pacific Design Automation Conference (2020), 581\u2013586.","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"e_1_3_1_19_2","first-page":"312","article-title":"TransPlace: A scalable transistor-level placer for VLSI beyond standard-cell-based design","author":"Hsu C.","year":"2024","unstructured":"C. Hsu, X. Xu, H. Chen, D. Ruic, and D. Z. Pan. 2024. TransPlace: A scalable transistor-level placer for VLSI beyond standard-cell-based design. Asia and South Pacific Design Automation Conference (2024), 312\u2013318.","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"e_1_3_1_20_2","unstructured":"ISCAS\u201985 Benchmark. 2025. Retrieved from https:\/\/sportlab.usc.edu\/msabrishami\/benchmarks.html"},{"key":"e_1_3_1_21_2","unstructured":"ITC\u201999 Benchmark. 2025. Retrieved from https:\/\/www.cerc.utexas.edu\/itc99-benchmarks\/bench.html"},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2448675"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"e_1_3_1_25_2","doi-asserted-by":"crossref","first-page":"667","DOI":"10.1145\/3489517.3530497","article-title":"DeepGate: Learning neural representations of logic gates","author":"Li M.","year":"2022","unstructured":"M. Li, S. Khan, Z. Shi, N. Wang, H. Yu, and Q. Xu. 2022. DeepGate: Learning neural representations of logic gates. Proceedings of the 59th ACM\/IEEE Design Automation Conference (2022), 667\u2013672.","journal-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference"},{"key":"e_1_3_1_26_2","first-page":"3","article-title":"MedPart: A multi-level evolutionary differentiable hypergraph partitioner","author":"Liang R.","year":"2024","unstructured":"R. Liang, A. Agnesina, and H. Ren. 2024. MedPart: A multi-level evolutionary differentiable hypergraph partitioner. International Symposium on Physical Design (2024), 3\u201311.","journal-title":"International Symposium on Physical Design"},{"key":"e_1_3_1_27_2","first-page":"75","article-title":"Routing-aware legal hybrid bonding terminal assignment for 3D face-to-face stacked ICs","author":"Liu S.","year":"2024","unstructured":"S. Liu, J. Jiang, Z. He, Z. Wang, Y. Lin, B. Yu, and M. Wong. 2024. Routing-aware legal hybrid bonding terminal assignment for 3D face-to-face stacked ICs. International Symposium on Physical Design (2024), 75\u201382.","journal-title":"International Symposium on Physical Design"},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"1647","DOI":"10.7873\/DATE.2015.0899","article-title":"Simultaneous transistor pairing and placement for CMOS standard cells","author":"Lu A.","year":"2015","unstructured":"A. Lu, H. Lu, E. Jang, Y. Lin, C. Hung, C. Chuang, and R. Lin. 2015. Simultaneous transistor pairing and placement for CMOS standard cells. Design, Automation & Test in Europe Conference & Exhibition (2015), 1647\u20131652.","journal-title":"Design, Automation & Test in Europe Conference & Exhibition"},{"key":"e_1_3_1_29_2","article-title":"Functional composition paradigm and applications","author":"Martins M.","year":"2012","unstructured":"M. Martins, V. Callegaro, L. Machado, R. Ribas, and A. Reis. 2012. Functional composition paradigm and applications. International Workshop on Logic & Synthesis (2012), 1\u20138.","journal-title":"International Workshop on Logic & Synthesis"},{"key":"e_1_3_1_30_2","first-page":"229","article-title":"Boolean factoring with multi-objective goals","author":"Martins M. G. A.","year":"2010","unstructured":"M. G. A. Martins, L. Rosa, A. B. Rasmussen, R. P. Ribas, and A. I. Reis. 2010. Boolean factoring with multi-objective goals. IEEE International Conference on Computer Design (2010), 229\u2013234.","journal-title":"IEEE International Conference on Computer Design"},{"issue":"1","key":"e_1_3_1_31_2","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1016\/j.dam.2005.02.007","article-title":"Factoring boolean functions using graph partitioning","volume":"149","author":"Mintz A.","year":"2005","unstructured":"A. Mintz and M. C. Golumbic. 2005. Factoring boolean functions using graph partitioning. Discrete Applied Mathematics 149, 1\u20133 (2005), 131\u2013153.","journal-title":"Discrete Applied Mathematics"},{"key":"e_1_3_1_32_2","unstructured":"Nangate Open Cell Library. 2025. Retrieved from https:\/\/mflowgen.readthedocs.io\/en\/latest\/stdlib-freepdk45.html"},{"key":"e_1_3_1_33_2","first-page":"38","article-title":"Transistor network generation in combinational logic circuits","author":"Naveen J","year":"2017","unstructured":"J Naveen and Jabez V D M. 2017. Transistor network generation in combinational logic circuits. SSRG International Journal of Electronics and Communication Engineering 4, 4 (2017), 38\u201341.","journal-title":"SSRG International Journal of Electronics and Communication Engineering"},{"key":"e_1_3_1_34_2","unstructured":"A. Nazi W. Hang A. Goldie S. Ravi and A. Mirhoseini. 2019. GAP: Generalizable approximate graph partitioning framework. 1\u201333. arXiv:1903.00614. Retrieved from https:\/\/arxiv.org\/abs\/1903.00614"},{"issue":"2","key":"e_1_3_1_35_2","doi-asserted-by":"crossref","first-page":"692","DOI":"10.1109\/TVLSI.2015.2410764","article-title":"Graph-based transistor network generation method for supergate design","volume":"24","author":"Neves P. V.","year":"2016","unstructured":"P. V. Neves, V. Callegaro, A. I. Reis, R. P. Ribas, F. de Souza Marques, and L. S. da Rosa. 2016. Graph-based transistor network generation method for supergate design. IEEE Transactions on Very Large Scale Integration Systems 24, 2 (2016), 692\u2013705.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"e_1_3_1_36_2","first-page":"191","article-title":"Efficient transistor-level design of CMOS gates","author":"Neves P. V.","year":"2013","unstructured":"P. V. Neves, V. Callegaro, A. I. Reis, R. P. Ribas, F. de Souza Marques, and L. S. da Rosa Junior. 2013. Efficient transistor-level design of CMOS gates. ACM International Conference on Great Lakes Symposium on VLSI (2013), 191\u2013196.","journal-title":"ACM International Conference on Great Lakes Symposium on VLSI"},{"key":"e_1_3_1_37_2","unstructured":"PicoRV32. 2024. Retrieved from https:\/\/github.com\/YosysHQ\/picorv32"},{"key":"e_1_3_1_38_2","first-page":"1","article-title":"A graph-based technique to optimize transistor networks","author":"Possani V. N.","year":"2011","unstructured":"V. N. Possani, \u00c9. F. Timm, L. V. Agostini, and L. S. da Rosa. 2011. A graph-based technique to optimize transistor networks. IEEE Second Latin American Symposium on Circuits and Systems (2011), 1\u20134.","journal-title":"IEEE Second Latin American Symposium on Circuits and Systems"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.74"},{"issue":"1","key":"e_1_3_1_40_2","first-page":"1","article-title":"High-quality hypergraph partitioning","volume":"27","author":"Schlag S.","year":"2023","unstructured":"S. Schlag, T. Heuer, L. Gottesb\u00fcren, Y. Akhremtsev, C. Schulz, and P. Sanders. 2023. High-quality hypergraph partitioning. ACM Journal of Experimental Algorithmics 27, 1.9 (2023), 1\u201339.","journal-title":"ACM Journal of Experimental Algorithmics"},{"key":"e_1_3_1_41_2","unstructured":"SERV. 2025. Retrieved from https:\/\/github.com\/olofk\/serv"},{"key":"e_1_3_1_42_2","unstructured":"Synopsys Design Compiler. 2025. Retrieved from ttps:\/\/www.synopsys.com\/implementation-and-signoff\/rtl-synthesis-test\/dc-ultra.html"},{"key":"e_1_3_1_43_2","unstructured":"tiny-gpu. 2024. Retrieved from https:\/\/github.com\/adam-maj\/tiny-gpu"},{"key":"e_1_3_1_44_2","first-page":"01","article-title":"MiniTNtk: An exact synthesis-based method for minimizing transistor network","author":"Xiao W.","year":"2023","unstructured":"W. Xiao, S. Han, Y. Yang, S. Yang, C. Zheng, J. Chen, T. Liang, L. Li, and W. Qian. 2023. MiniTNtk: An exact synthesis-based method for minimizing transistor network. IEEE\/ACM International Conference on Computer Aided Design (2023), 01\u201309.","journal-title":"IEEE\/ACM International Conference on Computer Aided Design"},{"key":"e_1_3_1_45_2","first-page":"01","article-title":"An efficient reinforcement learning based framework for exploring logic synthesis","author":"Zhou H. Zhou, Y. Qian, X.","year":"2024","unstructured":"H. Zhou, Y. Qian, X. Zhou, and L. Wang. 2024. An efficient reinforcement learning based framework for exploring logic synthesis. ACM Transactions on Design Automation of Electronic Systems 29, 2 (2024), 01\u201333.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_1_46_2","first-page":"20313","article-title":"Versatile multi-stage graph neural network for circuit representation","author":"Yang S.","year":"2022","unstructured":"S. Yang, Z. Yang, D. Li, Y. Zhang, Z. Zhang, G. Song, and J. Hao. 2022. Versatile multi-stage graph neural network for circuit representation. Advances in Neural Information Processing Systems (2022), 20313\u201320324.","journal-title":"Advances in Neural Information Processing Systems"},{"key":"e_1_3_1_47_2","first-page":"1","article-title":"Gate sizing for power-delay optimization at transistor-level monolithic 3D-integrated circuits","author":"Zanelli J. C.","year":"2020","unstructured":"J. C. Zanelli, C. Metzler, and R. Reis. 2020. Gate sizing for power-delay optimization at transistor-level monolithic 3D-integrated circuits. Latin American Symposium on Circuits & Systems (2020), 1\u20134.","journal-title":"Latin American Symposium on Circuits & Systems"},{"key":"e_1_3_1_48_2","first-page":"145","article-title":"Exploring logic optimizations with reinforcement learning and graph convolutional network","author":"Zhu K.","year":"2020","unstructured":"K. Zhu, M. Liu, H. Chen, Z. Zhao, and D. Z. Pan. 2020. Exploring logic optimizations with reinforcement learning and graph convolutional network. ACM\/IEEE Workshop on Machine Learning for CAD (2020), 145\u2013150.","journal-title":"ACM\/IEEE Workshop on Machine Learning for CAD"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3779434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,28]],"date-time":"2026-01-28T11:49:32Z","timestamp":1769600972000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779434"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,28]]},"references-count":47,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026,3,31]]}},"alternative-id":["10.1145\/3779434"],"URL":"https:\/\/doi.org\/10.1145\/3779434","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,28]]},"assertion":[{"value":"2025-04-11","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-11-24","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-01-28","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}