{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T02:20:07Z","timestamp":1769739607997,"version":"3.49.0"},"reference-count":54,"publisher":"Association for Computing Machinery (ACM)","issue":"1","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2026,3,31]]},"abstract":"<jats:p>The rapid advancement of cloud computing has facilitated the widespread integration of field-programmable gate arrays (FPGAs) into cloud servers to accelerate computing processes. To reduce costs, cloud service providers aim to promote multi-tenant sharing of a single FPGA. In multi-tenant environments, tenants share the power distribution network (PDN), which introduces potential security vulnerabilities. Malicious tenants can conduct remote power analysis attacks by deploying on-chip voltage sensors to detect voltage fluctuations in the PDN. Previous research has focused on enhancing the flexibility and stealthiness of sensors, while insufficient attention has been paid to optimizing sensor parameters for accurate power measurement. This work introduces a phase tuning method for voltage sensors in remote power analysis attacks on AES. The experimental results demonstrate that adjusting the sampling phase enhances the performance of correlation power analysis (CPA) attacks. On average, this method reduces the number of power traces required for CPA attacks by 43.1% and improves the average ranking of correct subkeys by 1.968\u00d7. The work reveals novel security threats in multi-tenant FPGAs and contributes to advancing cloud FPGA security research.<\/jats:p>","DOI":"10.1145\/3779437","type":"journal-article","created":{"date-parts":[[2025,12,5]],"date-time":"2025-12-05T14:42:40Z","timestamp":1764945760000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Novel Security Threats in Multi-Tenant FPGAs: Phase Tuning for Voltage Sensors in Remote Power Side-Channel Analysis Attacks on AES"],"prefix":"10.1145","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-2884-6288","authenticated-orcid":false,"given":"Xiaoyu","family":"Mao","sequence":"first","affiliation":[{"name":"Sun Yat-Sen University, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4666-7779","authenticated-orcid":false,"given":"Qinming","family":"Zhou","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2817-9723","authenticated-orcid":false,"given":"Xiao","family":"Chen","sequence":"additional","affiliation":[{"name":"Sun Yat-Sen University, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5227-1337","authenticated-orcid":false,"given":"Tao","family":"Su","sequence":"additional","affiliation":[{"name":"Sun Yat-Sen University, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,1,29]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"crossref","first-page":"102257","DOI":"10.1016\/j.sysarc.2021.102257","article-title":"Accelerating DNNs from local to virtualized FPGA in the cloud: A survey of trends","volume":"119","author":"Wu Chen","year":"2021","unstructured":"Chen Wu, Virginie Fresse, Benoit Suffran, and Hubert Konik. 2021. Accelerating DNNs from local to virtualized FPGA in the cloud: A survey of trends. Journal of Systems Architecture 119 (2021), 102257.","journal-title":"Journal of Systems Architecture"},{"key":"e_1_3_1_3_2","doi-asserted-by":"crossref","first-page":"387","DOI":"10.1109\/HPCA.2019.00052","volume-title":"Proceedings of the 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Sinha Roy Sujoy","year":"2019","unstructured":"Sujoy Sinha Roy, Furkan Turan, Kimmo Jarvinen, Frederik Vercauteren, and Ingrid Verbauwhede. 2019. FPGA-based high-performance parallel architecture for homomorphic computing on encrypted data. In Proceedings of the 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 387\u2013398."},{"issue":"3","key":"e_1_3_1_4_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3506713","article-title":"The future of FPGA acceleration in datacenters and the cloud","volume":"15","author":"Bobda Christophe","year":"2022","unstructured":"Christophe Bobda, Joel Mandebi Mbongue, Paul Chow, Mohammad Ewais, Naif Tarafdar, Juan Camilo Vega, Ken Eguro, Dirk Koch, Suranga Handagala, Miriam Leeser, et al. 2022. The future of FPGA acceleration in datacenters and the cloud. ACM Transactions on Reconfigurable Technology and Systems 15, 3 (2022), 1\u201342.","journal-title":"ACM Transactions on Reconfigurable Technology and Systems"},{"key":"e_1_3_1_5_2","unstructured":"Amazon Web Services. 2025. Amazon EC2 F2 Instance. Retrieved April 14 2025 from https:\/\/aws.amazon.com\/cn\/ec2\/instance-types\/f2\/"},{"key":"e_1_3_1_6_2","unstructured":"Huawei Cloud. 2025. Huawei Cloud Face Recognition Service. Retrieved April 14 2025 from https:\/\/www.huaweicloud.com\/intl\/zh-cn\/"},{"key":"e_1_3_1_7_2","unstructured":"Microsoft Azure. 2025. Azure machine learning pricing. Retrieved April 14 2025 from https:\/\/azure.microsoft.com\/en-us\/pricing\/details\/machine-learning\/"},{"key":"e_1_3_1_8_2","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1109\/EuroSP51992.2021.00040","volume-title":"Proceedings of the 2021 IEEE European Symposium on Security and Privacy (EuroS&P)","author":"Dessouky Ghada","year":"2021","unstructured":"Ghada Dessouky, Ahmad-Reza Sadeghi, and Shaza Zeitouni. 2021. SoK: Secure FPGA multi-tenancy in the cloud: Challenges and opportunities. In Proceedings of the 2021 IEEE European Symposium on Security and Privacy (EuroS&P). IEEE, 487\u2013506."},{"key":"e_1_3_1_9_2","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1145\/3373087.3375882","volume-title":"Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","author":"Koeberl Patrick","year":"2020","unstructured":"Patrick Koeberl. 2020. Multi-tenant FPGA security: Challenges and opportunities. In Proceedings of the 2020 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, 23\u201323."},{"key":"e_1_3_1_10_2","first-page":"125","volume-title":"Proceedings of the 2020 IEEE 31st International Conference on Application-Specific Systems, Architectures and Processors (ASAP)","author":"Mandebi Mbongue Joel","year":"2020","unstructured":"Joel Mandebi Mbongue, Alexis Maya-Isabelle Shuping, Pankaj Bhowmik, and Christophe Bobda. 2020. Architecture support for FPGA multi-tenancy in the cloud. In Proceedings of the 2020 IEEE 31st International Conference on Application-Specific Systems, Architectures and Processors (ASAP). IEEE, 125\u2013132."},{"key":"e_1_3_1_11_2","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1145\/2435264.2435283","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Zick Kenneth M.","year":"2013","unstructured":"Kenneth M. Zick, Meeta Srivastav, Wei Zhang, and Matthew French. 2013. Sensing nanosecond-scale voltage attacks and natural transients in FPGAs. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, 101\u2013104."},{"issue":"10","key":"e_1_3_1_12_2","doi-asserted-by":"crossref","first-page":"1817","DOI":"10.1109\/TVLSI.2018.2848460","article-title":"An experimental evaluation and analysis of transient voltage fluctuations in FPGAs","volume":"26","author":"Gnad Dennis R. E.","year":"2018","unstructured":"Dennis R. E. Gnad, Fabian Oboril, Saman Kiamehr, and Mehdi B. Tahoori. 2018. An experimental evaluation and analysis of transient voltage fluctuations in FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 26, 10 (2018), 1817\u20131830.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"3","key":"e_1_3_1_13_2","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MDAT.2021.3063306","article-title":"An inside job: Remote power analysis attacks on FPGAs","volume":"38","author":"Schellenberg Falk","year":"2021","unstructured":"Falk Schellenberg, Dennis R. E. Gnad, Amir Moradi, and Mehdi B. Tahoori. 2021. An inside job: Remote power analysis attacks on FPGAs. IEEE Design & Test 38, 3 (2021), 58\u201366.","journal-title":"IEEE Design & Test"},{"key":"e_1_3_1_14_2","first-page":"1","volume-title":"Proceedings of the 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Schellenberg Falk","year":"2018","unstructured":"Falk Schellenberg, Dennis R. E. Gnad, Amir Moradi, and Mehdi B. Tahoori. 2018. Remote inter-chip power analysis side-channel attacks at board-level. In Proceedings of the 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1\u20137."},{"key":"e_1_3_1_15_2","first-page":"1007","volume-title":"Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Glamo\u010danin Ognjen","year":"2020","unstructured":"Ognjen Glamo\u010danin, Louis Coulon, Francesco Regazzoni, and Mirjana Stojilovi\u0107. 2020. Are cloud FPGAs really vulnerable to power analysis attacks? In Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1007\u20131010."},{"key":"e_1_3_1_16_2","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1145\/3560834.3563827","volume-title":"Proceedings of the 2022 Workshop on Attacks and Solutions in Hardware Security","author":"Tebelmann Lars","year":"2022","unstructured":"Lars Tebelmann, Moritz Wettermann, and Michael Pehl. 2022. On-chip side-channel analysis of the loop PUF. In Proceedings of the 2022 Workshop on Attacks and Solutions in Hardware Security, 55\u201363."},{"issue":"2","key":"e_1_3_1_17_2","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1007\/s41635-023-00135-1","article-title":"Instruction-level power side-channel leakage evaluation of soft-core CPUs on shared FPGAs","volume":"7","author":"Glamo\u010danin Ognjen","year":"2023","unstructured":"Ognjen Glamo\u010danin, Shashwat Shrivastava, Jinwei Yao, Nour Ardo, Mathias Payer, and Mirjana Stojilovi\u0107. 2023. Instruction-level power side-channel leakage evaluation of soft-core CPUs on shared FPGAs. Journal of Hardware and Systems Security 7, 2 (2023), 72\u201399.","journal-title":"Journal of Hardware and Systems Security"},{"issue":"6","key":"e_1_3_1_18_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3460229","article-title":"Voltage-based covert channels using FPGAs","volume":"26","author":"Gnad Dennis R. E.","year":"2021","unstructured":"Dennis R. E. Gnad, Cong Dang Khoa Nguyen, Syed Hashim Gillani, and Mehdi B. Tahoori. 2021. Voltage-based covert channels using FPGAs. ACM Transactions on Design Automation of Electronic Systems 26, 6 (2021), 1\u201325.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"e_1_3_1_19_2","first-page":"109","volume-title":"Proceedings of the International Conference on Smart Card Research and Advanced Applications","author":"Gravellier Joseph","year":"2019","unstructured":"Joseph Gravellier, Jean-Max Dutertre, Yannick Teglia, Philippe Loubet Moundi, and Francis Olivier. 2019. Remote side-channel attacks on heterogeneous SoC. In Proceedings of the International Conference on Smart Card Research and Advanced Applications. Springer, 109\u2013125."},{"key":"e_1_3_1_20_2","doi-asserted-by":"crossref","first-page":"121","DOI":"10.46586\/tches.v2020.i3.121-146","article-title":"CPAmap: On the complexity of secure FPGA virtualization, multi-tenancy, and physical design","author":"Krautter Jonas","year":"2020","unstructured":"Jonas Krautter, Dennis Gnad, and Mehdi Tahoori. 2020. CPAmap: On the complexity of secure FPGA virtualization, multi-tenancy, and physical design. IACR Transactions on Cryptographic Hardware and Embedded Systems 3 (Jun. 2020), 121\u2013146.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_21_2","first-page":"1012","volume-title":"Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","author":"Re Gnad Dennis","year":"2021","unstructured":"Dennis Re Gnad, Vincent Meyers, Nguyen Minh Dang, Falk Schellenberg, Amir Moradi, and Mehdi B. Tahoori. 2021. Stealthy logic misuse for power analysis attacks in multi-tenant FPGAs. In Proceedings of the 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1012\u20131015."},{"key":"e_1_3_1_22_2","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/HOST55342.2024.10545353","volume-title":"Proceedings of the 2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)","author":"Fellah-Touta Anis","year":"2024","unstructured":"Anis Fellah-Touta, Lilian Bossuet, and Carlos Andres Lara-Nino. 2024. A lightweight non-oscillatory delay-sensor for remote power analysis. In Proceedings of the 2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST). IEEE, 343\u2013348."},{"issue":"1","key":"e_1_3_1_23_2","doi-asserted-by":"crossref","first-page":"15","DOI":"10.3390\/cryptography9010015","article-title":"The impact of clock frequencies on remote power side-channel analysis attack resistance of processors in multi-tenant FPGAs","volume":"9","author":"Zhou Qinming","year":"2025","unstructured":"Qinming Zhou, Haozhi Xie, and Tao Su. 2025. The impact of clock frequencies on remote power side-channel analysis attack resistance of processors in multi-tenant FPGAs. Cryptography 9, 1 (2025), 15.","journal-title":"Cryptography"},{"key":"e_1_3_1_24_2","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1145\/3543622.3573193","volume-title":"Proceedings of the 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Drewes Colin","year":"2023","unstructured":"Colin Drewes, Olivia Weng, Keegan Ryan, Bill Hunter, Christopher McCarty, Ryan Kastner, and Dustin Richmond. 2023. Turn on, tune in, listen up: Maximizing side-channel recovery in time-to-digital converters. In Proceedings of the 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, 111\u2013122."},{"issue":"10","key":"e_1_3_1_25_2","doi-asserted-by":"crossref","first-page":"1919","DOI":"10.1109\/TVLSI.2024.3418961","article-title":"Protecting parallel data encryption in multi-tenant FPGAs by exploring simple but effective clocking methodologies","volume":"32","author":"Zhu Yankun","year":"2024","unstructured":"Yankun Zhu and Pingqiang Zhou. 2024. Protecting parallel data encryption in multi-tenant FPGAs by exploring simple but effective clocking methodologies. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 32, 10 (Oct. 2024), 1919\u20131929.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_26_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Krautter Jonas","year":"2019","unstructured":"Jonas Krautter, Dennis R. E. Gnad, Falk Schellenberg, Amir Moradi, and Mehdi B. Tahoori. 2019. Active fences against voltage-based side channels in multi-tenant FPGAs. In Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1\u20138."},{"key":"e_1_3_1_27_2","doi-asserted-by":"crossref","unstructured":"Mahya Morid Ahmadi Faiq Khalid Radha Vaidya Florian Kriebel Andreas Steininger and Muhammad Shafique. 2023. SHIELD: An adaptive and lightweight defense against the remote power side-channel attacks on multi-tenant FPGAs. arXiv:2303.06486. Retrieved from https:\/\/arxiv.org\/abs\/2303.06486","DOI":"10.2139\/ssrn.4459334"},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1007\/978-3-540-28632-5_2","volume-title":"Proceedings of the 6th International Workshop on Cryptographic Hardware and Embedded Systems (CHES \u201904)","author":"Brier Eric","year":"2004","unstructured":"Eric Brier, Christophe Clavier, and Francis Olivier. 2004. Correlation power analysis with a leakage model. In Proceedings of the 6th International Workshop on Cryptographic Hardware and Embedded Systems (CHES \u201904). Springer, 16\u201329."},{"issue":"1","key":"e_1_3_1_29_2","first-page":"59","article-title":"Thirteen ways to look at the correlation coefficient","volume":"42","author":"Rodgers Joseph Lee","year":"1988","unstructured":"Joseph Lee Rodgers and W. Alan Nicewander. 1988. Thirteen ways to look at the correlation coefficient. The American Statistician 42, 1 (1988), 59\u201366.","journal-title":"The American Statistician"},{"key":"e_1_3_1_30_2","first-page":"115","volume-title":"Proceedings of the NIST Non-Invasive Attack Testing Workshop","author":"Gilbert Goodwill Benjamin Jun","year":"2011","unstructured":"Benjamin Jun Gilbert Goodwill, Josh Jaffe, Pankaj Rohatgi, et al. 2011. A testing methodology for side-channel resistance validation. In Proceedings of the NIST Non-Invasive Attack Testing Workshop, Vol. 7, 115\u2013136."},{"key":"e_1_3_1_31_2","unstructured":"Georg T. Becker Jim Cooper Elizabeth K. DeMulder Gilbert Goodwill Joshua Jaffe Gary Kenworthy T. Kouzminov Andrew J. Leiserson Mark E. Marson Pankaj Rohatgi et al. 2013. Test Vector Leakage Assessment (TVLA) methodology in practice. In International Cryptographic Module Conference Vol. 1001 13 pages."},{"key":"e_1_3_1_32_2","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"Mangard Stefan","year":"2008","unstructured":"Stefan Mangard, Elisabeth Oswald, and Thomas Popp. 2008. Power Analysis Attacks: Revealing the Secrets of Smart Cards, Vol. 31. Springer Science & Business Media."},{"issue":"4","key":"e_1_3_1_33_2","first-page":"620","article-title":"SNR-centric power trace extractors for side-channel attacks","volume":"40","author":"Ou Changhai","year":"2020","unstructured":"Changhai Ou, Siew-Kei Lam, Degang Sun, Xinping Zhou, Kexin Qiao, and Qu Wang. 2020. SNR-centric power trace extractors for side-channel attacks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 40, 4 (2020), 620\u2013632.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_1_34_2","doi-asserted-by":"crossref","first-page":"103569","DOI":"10.1016\/j.csi.2021.103569","article-title":"Side-channel information leakage analysis and countermeasures in an embedded CPU microarchitecture","volume":"80","author":"Chen Qi","year":"2022","unstructured":"Qi Chen, Dongyan Zhao, Liang Liu, Xuesong Yan, Yidong Yuan, Xige Zhang, Hongmei Wu, and Zhe Wang. 2022. Side-channel information leakage analysis and countermeasures in an embedded CPU microarchitecture. Computer Standards & Interfaces 80 (2022), 103569.","journal-title":"Computer Standards & Interfaces"},{"key":"e_1_3_1_35_2","doi-asserted-by":"crossref","first-page":"246","DOI":"10.1109\/DATE.2004.1268856","volume-title":"Proceedings Design, Automation and Test in Europe Conference and Exhibition","volume":"1","author":"Tiri Kris","year":"2004","unstructured":"Kris Tiri and Ingrid Verbauwhede. 2004. A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In Proceedings Design, Automation and Test in Europe Conference and Exhibition, Vol. 1. IEEE, 246\u2013251."},{"key":"e_1_3_1_36_2","unstructured":"Xilinx Inc. 2018. 7 Series FPGAs Clocking Resources User Guide (UG472). Retrieved April 20 2025 from https:\/\/docs.amd.com\/v\/u\/en-US\/ug472_7Series_Clocking"},{"issue":"3","key":"e_1_3_1_37_2","doi-asserted-by":"crossref","first-page":"1543","DOI":"10.1109\/TNS.2010.2045901","article-title":"Several key issues on implementing delay line based TDCs using FPGAs","volume":"57","author":"Wu Jinyuan","year":"2010","unstructured":"Jinyuan Wu. 2010. Several key issues on implementing delay line based TDCs using FPGAs. IEEE Transactions on Nuclear Science 57, 3 (2010), 1543\u20131548.","journal-title":"IEEE Transactions on Nuclear Science"},{"issue":"2","key":"e_1_3_1_38_2","doi-asserted-by":"crossref","first-page":"543","DOI":"10.46586\/tches.v2023.i2.543-567","article-title":"RDS: FPGA routing delay sensors for effective remote power analysis attacks","volume":"2023","author":"Spielmann David","year":"2023","unstructured":"David Spielmann, Ognjen Glamo\u010danin, and Mirjana Stojilovi\u0107. 2023. RDS: FPGA routing delay sensors for effective remote power analysis attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems 2023, 2 (Mar. 2023), 543\u2013567.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_39_2","first-page":"1977","volume-title":"Proceedings of the 2022 ACM SIGSAC Conference on Computer and Communications Security","author":"Liu Chen","year":"2022","unstructured":"Chen Liu, Abhishek Chakraborty, Nikhil Chawla, and Neer Roggel. 2022. Frequency throttling side-channel attack. In Proceedings of the 2022 ACM SIGSAC Conference on Computer and Communications Security, 1977\u20131991."},{"issue":"10","key":"e_1_3_1_40_2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3565571","article-title":"The side-channel metrics cheat sheet","volume":"55","author":"Papagiannopoulos Kostas","year":"2023","unstructured":"Kostas Papagiannopoulos, Ognjen Glamo\u010danin, Melissa Azouaoui, Dorian Ros, Francesco Regazzoni, and Mirjana Stojilovi\u0107. 2023. The side-channel metrics cheat sheet. ACM Computing Surveys 55, 10 (2023), 1\u201338.","journal-title":"ACM Computing Surveys"},{"key":"e_1_3_1_41_2","first-page":"657","article-title":"VITI: A tiny self-calibrating sensor for power-variation measurement in FPGAs","author":"Udugama Brian","year":"2022","unstructured":"Brian Udugama, Darshana Jayasinghe, Hassaan Saadat, Aleksandar Ignjatovic, and Sri Parameswaran. 2022. VITI: A tiny self-calibrating sensor for power-variation measurement in FPGAs. IACR Transactions on Cryptographic Hardware and Embedded Systems 2022, 1 (Nov. 2021), 657\u2013678.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_42_2","doi-asserted-by":"crossref","first-page":"589","DOI":"10.46586\/tches.v2022.i4.589-613","article-title":"A power to pulse width modulation sensor for remote power analysis attacks","author":"Udugama Brian","year":"2022","unstructured":"Brian Udugama, Darshana Jayasinghe, Hassaan Saadat, Aleksandar Ignjatovic, and Sri Parameswaran. 2022. A power to pulse width modulation sensor for remote power analysis attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems 2022, 4 (Aug. 2022), 589\u2013613.","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_1_43_2","doi-asserted-by":"crossref","first-page":"3547","DOI":"10.1109\/ISCAS.2005.1465395","volume-title":"Proceedings of the 2005 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Bucci Marco","year":"2005","unstructured":"Marco Bucci, Raimondo Luzzi, Michele Guglielmo, and Alessandro Trifiletti. 2005. A countermeasure against differential power analysis based on random delay insertion. In Proceedings of the 2005 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 3547\u20133550."},{"key":"e_1_3_1_44_2","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/FPT.2008.4762384","volume-title":"Proceedings of the 2008 International Conference on Field-Programmable Technology","author":"Lu Yingxi","year":"2008","unstructured":"Yingxi Lu, Maire P. O\u2019Neill, and John V. McCanny. 2008. FPGA implementation and analysis of random delay insertion countermeasure against DPA. In Proceedings of the 2008 International Conference on Field-Programmable Technology. IEEE, 201\u2013208."},{"key":"e_1_3_1_45_2","first-page":"33","volume-title":"Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems","author":"G\u00fcneysu Tim","year":"2011","unstructured":"Tim G\u00fcneysu and Amir Moradi. 2011. Generic side-channel countermeasures for reconfigurable devices. In Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems. Springer, 33\u201348."},{"key":"e_1_3_1_46_2","doi-asserted-by":"crossref","first-page":"108411","DOI":"10.1109\/ACCESS.2021.3100618","article-title":"UCloD: Small clock delays to mitigate remote power analysis attacks","volume":"9","author":"Jayasinghe Darshana","year":"2021","unstructured":"Darshana Jayasinghe, Aleksandar Ignjatovic, and Sri Parameswaran. 2021. UCloD: Small clock delays to mitigate remote power analysis attacks. IEEE Access 9 (2021), 108411\u2013108425.","journal-title":"IEEE Access"},{"key":"e_1_3_1_47_2","first-page":"1","volume-title":"Proceedings of the 56th Annual Design Automation Conference","author":"Jayasinghe Darshana","year":"2019","unstructured":"Darshana Jayasinghe, Aleksandar Ignjatovic, and Sri Parameswaran. 2019. RFTC: Runtime frequency tuning countermeasure using FPGA dynamic reconfiguration to mitigate power analysis attacks. In Proceedings of the 56th Annual Design Automation Conference, 1\u20136."},{"key":"e_1_3_1_48_2","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1109\/FPL50879.2020.00041","volume-title":"Proceedings of the 2020 30th International Conference on Field-Programmable Logic and Applications (FPL)","author":"Hettwer Benjamin","year":"2020","unstructured":"Benjamin Hettwer, Kallyan Das, Sebastien Leger, Stefan Gehrer, and Tim G\u00fcneysu. 2020. Lightweight side-channel protection using dynamic clock randomization. In Proceedings of the 2020 30th International Conference on Field-Programmable Logic and Applications (FPL). IEEE, 200\u2013207."},{"key":"e_1_3_1_49_2","doi-asserted-by":"crossref","first-page":"151993","DOI":"10.1109\/ACCESS.2021.3126703","article-title":"Correlation power analysis attack resisted cryptographic RISC-V SoC with random dynamic frequency scaling countermeasure","volume":"9","author":"Dao Ba-Anh","year":"2021","unstructured":"Ba-Anh Dao, Trong-Thuc Hoang, Anh-Tien Le, Akira Tsukamoto, Kuniyasu Suzaki, and Cong-Kha Pham. 2021. Correlation power analysis attack resisted cryptographic RISC-V SoC with random dynamic frequency scaling countermeasure. IEEE Access 9 (2021), 151993\u2013152014.","journal-title":"IEEE Access"},{"issue":"6","key":"e_1_3_1_50_2","doi-asserted-by":"crossref","first-page":"1423","DOI":"10.1109\/TVLSI.2020.2971636","article-title":"A power analysis attack resistant multicore platform with effective randomization techniques","volume":"28","author":"Yang Jianwei","year":"2020","unstructured":"Jianwei Yang, Jun Han, Fan Dai, Weizhen Wang, and Xiaoyang Zeng. 2020. A power analysis attack resistant multicore platform with effective randomization techniques. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28, 6 (2020), 1423\u20131434.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_1_51_2","first-page":"1","volume-title":"Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Jayasinghe Darshana","year":"2019","unstructured":"Darshana Jayasinghe, Aleksandar Ignjatovic, and Sri Parameswaran. 2019. SCRIP: Secure random clock execution on soft processor systems to mitigate power-based side channel attacks. In Proceedings of the 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1\u20137."},{"key":"e_1_3_1_52_2","article-title":"Side-channel attack countermeasures based on clock randomization have a fundamental flaw","author":"Brisfors Martin","year":"2022","unstructured":"Martin Brisfors, Michail Moraitis, and Elena Dubrova. 2022. Side-channel attack countermeasures based on clock randomization have a fundamental flaw. IACR Cryptology ePrint Archive 2022 (2022), 1416.","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_1_53_2","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1007\/978-3-642-37288-9_15","volume-title":"Proceedings of 11th International Conference on Smart Card Research and Advanced Applications (CARDIS \u201912)","author":"Oswald David","year":"2013","unstructured":"David Oswald and Christof Paar. 2013. Improving side-channel analysis with optimal linear transforms. In Proceedings of 11th International Conference on Smart Card Research and Advanced Applications (CARDIS \u201912). Springer, 219\u2013233."},{"key":"e_1_3_1_54_2","first-page":"407","volume-title":"Proceedings of 13th International Conference on Information Security and Cryptology (ICISC \u201910), Revised Selected Papers","author":"Souissi Youssef","year":"2011","unstructured":"Youssef Souissi, Maxime Nassar, Sylvain Guilley, Jean-Luc Danger, and Florent Flament. 2011. First principal components analysis: A new side channel distinguisher. In Proceedings of 13th International Conference on Information Security and Cryptology (ICISC \u201910), Revised Selected Papers. Springer, 407\u2013419."},{"key":"e_1_3_1_55_2","first-page":"104","volume-title":"Proceedings of the 11th International Conference on Topics in Cryptology (CT-RSA \u201911)","author":"Van Woudenberg Jasper G. J.","year":"2011","unstructured":"Jasper G. J. Van Woudenberg, Marc F. Witteman, and Bram Bakker. 2011. Improving differential power analysis by elastic alignment. In Proceedings of the 11th International Conference on Topics in Cryptology (CT-RSA \u201911). Springer, 104\u2013119."}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3779437","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T13:20:47Z","timestamp":1769692847000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3779437"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,29]]},"references-count":54,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026,3,31]]}},"alternative-id":["10.1145\/3779437"],"URL":"https:\/\/doi.org\/10.1145\/3779437","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,29]]},"assertion":[{"value":"2025-04-24","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-11-05","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-01-29","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}