{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T05:39:44Z","timestamp":1769146784566,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100002241","name":"Japan Science and Technology Agency","doi-asserted-by":"publisher","award":["JPMJAP2341"],"award-info":[{"award-number":["JPMJAP2341"]}],"id":[{"id":"10.13039\/501100002241","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,1,26]]},"DOI":"10.1145\/3784828.3784831","type":"proceedings-article","created":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T13:19:17Z","timestamp":1769087957000},"page":"284-292","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Performance and Area Optimization of Lossless Hardware Compression of Floating-Point Data Streams"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-9167-8430","authenticated-orcid":false,"given":"Linyi","family":"Li","sequence":"first","affiliation":[{"name":"ECE, University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9083-6853","authenticated-orcid":false,"given":"Jason","family":"Anderson","sequence":"additional","affiliation":[{"name":"ECE, University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0228-0566","authenticated-orcid":false,"given":"Tomohiro","family":"Ueno","sequence":"additional","affiliation":[{"name":"RIKEN Center for Computational Science, Kobe, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,1,25]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/DCC.2000.838221"},{"key":"e_1_3_3_1_3_2","unstructured":"Salman Habib Tom Peterka Franck Cappello Sheng Di et\u00a0al. 2025. Scientific Data Reduction Benchmarks (SDRBench). https:\/\/sdrbench.github.io\/. Accessed: 2025-10-29."},{"key":"e_1_3_3_1_4_2","unstructured":"Martin Hinnerson. 2019. A Resource Efficient High Speed FPGA Implementation of Lossless Image Compression for 3D Vision. Master\u2019s thesis. Link\u00f6pings universitet Institutionen f\u00f6r systemteknik Datorteknik. https:\/\/liu.diva-portal.org\/smash\/get\/diva2:1426363\/FULLTEXT01.pdf URN: urn:nbn:se:liu:diva-165300 LiTH-ISY-EX-ET-19\/5205\u2013SE."},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","unstructured":"David Huffman. 1952. A method for the construction of minimum-redundancy codes. Proceedings of the IRE 40 9 (Sep 1952) 1098\u20131101. 10.1109\/jrproc.1952.273898","DOI":"10.1109\/jrproc.1952.273898"},{"key":"e_1_3_3_1_6_2","volume-title":"Intel Adaptive Logic Module (ALM) User Guide","author":"Corporation Intel","year":"2024","unstructured":"Intel Corporation. 2024. Intel Adaptive Logic Module (ALM) User Guide. Intel FPGA. https:\/\/www.intel.com\/content\/www\/us\/en\/docs\/programmable\/683729\/current\/adaptive-logic-module-alm.html Document Number: 683729, Current Version."},{"key":"e_1_3_3_1_7_2","volume-title":"Intel Quartus Prime Design Software","author":"Corporation Intel","year":"2024","unstructured":"Intel Corporation. 2024. Intel Quartus Prime Design Software. Intel FPGA. https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/quartus-prime\/overview.html Version 24.2.0."},{"key":"e_1_3_3_1_8_2","volume-title":"Intel Stratix 10 FPGA Device Overview","author":"Corporation Intel","year":"2024","unstructured":"Intel Corporation. 2024. Intel Stratix 10 FPGA Device Overview. Intel FPGA. https:\/\/www.altera.com\/products\/fpga\/stratix\/10 Device family: Intel Stratix 10."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.7939\/r3-pg03-an82"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Peter Lindstrom and Martin Isenburg. 2006. Fast and Efficient Compression of Floating-Point Data. IEEE Transactions on Visualization and Computer Graphics 12 5 (2006) 1245\u20131250. 10.1109\/TVCG.2006.143","DOI":"10.1109\/TVCG.2006.143"},{"key":"e_1_3_3_1_11_2","volume-title":"ModelSim Simulation Tool","author":"Corporation Mentor Graphics","year":"2018","unstructured":"Mentor Graphics Corporation. 2018. ModelSim Simulation Tool. Mentor Graphics, a Siemens Business. https:\/\/eda.sw.siemens.com\/en-US\/ic\/modelsim\/ Version 18.0."},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-84882-903-9"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","unstructured":"C. Scavongelli and M. Conti. 2016. FPGA implementation of JPEG encoder architectures for wireless networks. EURASIP Journal on Embedded Systems 2017 1 (Aug 2016). 10.1186\/s13639-016-0047-5","DOI":"10.1186\/s13639-016-0047-5"},{"key":"e_1_3_3_1_14_2","unstructured":"Tomohiro Ueno. 2016. Bandwidth Compression Hardware for High-Performance Stream Computing of Real-World Applications. Ph.\u00a0D. Dissertation. Tohoku University Sendai Japan. https:\/\/tohoku.repo.nii.ac.jp\/record\/123670\/files\/160414-Ueno-619-1.pdf."},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","unstructured":"Tomohiro Ueno Kaito Kitazume Masato Kiyama Kazutomo Yoshii Kento Sato Norihisa Fujita Ryohei Kobayashi Taisuke Boku and Kentaro Sano. 2025. Evaluation of trade-off between compression ratio and hardware cost for adaptive bandwidth compression hardware platform. 2025 IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL CHIPS) (Apr 2025) 1\u20136. 10.1109\/coolchips65488.2025.11018561","DOI":"10.1109\/coolchips65488.2025.11018561"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","unstructured":"Tomohiro Ueno Kentaro Sano and Satoru Yamamoto. 2017. Bandwidth compression of floating-point numerical data streams for FPGA-based high-performance computing. ACM Transactions on Reconfigurable Technology and Systems 10 3 (May 2017) 1\u201322. 10.1145\/3053688","DOI":"10.1145\/3053688"}],"event":{"name":"SCA\/HPCAsiaWS 2026: SCA\/HPCAsia 2026 Workshops: Supercomputing Asia and International Conference on High Performance Computing in Asia Pacific Region Workshops","location":"Osaka , Japan","acronym":"SCA\/HPCAsiaWS 2026"},"container-title":["Proceedings of the Supercomputing Asia and International Conference on High Performance Computing in Asia Pacific Region Workshops"],"original-title":[],"deposited":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T13:39:06Z","timestamp":1769089146000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3784828.3784831"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,25]]},"references-count":15,"alternative-id":["10.1145\/3784828.3784831","10.1145\/3784828"],"URL":"https:\/\/doi.org\/10.1145\/3784828.3784831","relation":{},"subject":[],"published":{"date-parts":[[2026,1,25]]},"assertion":[{"value":"2026-01-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}