{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T14:51:13Z","timestamp":1773931873856,"version":"3.50.1"},"reference-count":25,"publisher":"Association for Computing Machinery (ACM)","issue":"4","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2026,7,31]]},"abstract":"<jats:p>In recent years, various obfuscation techniques have been proposed to protect analog circuits against IP piracy attacks. To evaluate the strength of the analog obfuscation techniques, attack algorithms including the equation-based SMT attack, genetic algorithm, key spacing attack, and monotonic response algorithm have been proposed. However, unlike the digital domain, where the SAT attack is the de-facto standard for measuring the resiliency of the key-based locking techniques, no standard metric exists to evaluate analog obfuscation techniques. In this article, a novel DC nodal analysis\u00a0(DNA) attack algorithm is proposed that requires only the circuit netlist and the large signal DC input-output response of an oracle IC. The DNA attack utilizes Kirchhoff\u2019s voltage law\u00a0(KVL) and Kirchhoff\u2019s current law\u00a0(KCL) to efficiently explore the obfuscated parameter space of an analog circuit and determine the correct control parameters that result in a circuit response similar to that of the oracle IC. The proposed attack is evaluated against four distinct analog circuits secured using key-based parameter obfuscation and multi-threshold obfuscation. The results from execution of the attack on a three stage front-end circuit secured with the key-based obfuscation technique indicate the successful elimination of 99.1% of keys from the search space in less than five days. The results from evaluating the attack on the same three stage front-end circuit secured with the multi-threshold obfuscation technique indicate the successful elimination of 99.98% of keys from the search space in 50.4 hours. With the limited information necessary to perform the attack, the efficiency in pruning the key-space when considering real world attack scenarios, and the ability to execute the attack across all current analog locking techniques, the DC nodal analysis attack provides a de-facto standard to measure the security provided by an analog obfuscation technique.<\/jats:p>","DOI":"10.1145\/3785139","type":"journal-article","created":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T20:45:56Z","timestamp":1768855556000},"page":"1-23","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["DNA: DC Nodal Analysis Attack for Evaluation of Analog Obfuscation Techniques"],"prefix":"10.1145","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9369-1730","authenticated-orcid":false,"given":"Vaibhav Venugopal","family":"Rao","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, Drexel University","place":["Philadelphia, United States"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6588-4167","authenticated-orcid":false,"given":"Kyle","family":"Juretus","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, Villanova University","place":["Villanova, United States"]}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4230-1795","authenticated-orcid":false,"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Drexel University College of Engineering","place":["Philadelphia, United States"]}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,19]]},"reference":[{"key":"e_1_3_1_2_2","doi-asserted-by":"crossref","unstructured":"Y. Bi J. Yuan and Y. Jin. 2015. Beyond the interconnections: Split manufacturing in RF designs. In Proceedings of the Open Access Journal on Electronics 4 3 (August2015) 541\u2013564.","DOI":"10.3390\/electronics4030541"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906739"},{"key":"e_1_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702671"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3109062"},{"key":"e_1_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242064"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240858"},{"key":"e_1_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715043"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.50"},{"key":"e_1_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00075"},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3007159"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180781"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST45689.2020.9300277"},{"key":"e_1_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902972"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3040725"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3296279"},{"key":"e_1_3_1_20_2","first-page":"1","volume-title":"Proceedings of the Cryptology ePrint Archive Report","author":"Moundi P. L.","year":"2019","unstructured":"P. L. Moundi. 2019. Cost effective techniques for chip delayering and in-situ depackaging. In Proceedings of the Cryptology ePrint Archive Report. 1\u201312."},{"key":"e_1_3_1_21_2","unstructured":"Texplained Blogpost. 2017. On the Impact of Placement on Integrated Circuit Reverse-Engineering. (October2017)."},{"key":"e_1_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2017p0285"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/iWEM.2016.7505028"},{"key":"e_1_3_1_24_2","unstructured":"B. Razavi. 2017. In design of analog CMOS integrated circuits. Phase-Locked Loops (2017) 651\u2013690."},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3240933"},{"key":"e_1_3_1_26_2","first-page":"450","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Li X.","year":"2007","unstructured":"X. Li, B. Taylor, Y. Chien, and L. T. Pileggi. 2007. Adaptive post-silicon tuning for analog circuits: Concept, analysis and optimization. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). 450\u2013457."}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3785139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T12:17:18Z","timestamp":1773922638000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3785139"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,19]]},"references-count":25,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2026,7,31]]}},"alternative-id":["10.1145\/3785139"],"URL":"https:\/\/doi.org\/10.1145\/3785139","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3,19]]},"assertion":[{"value":"2024-11-05","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2025-07-06","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-03-19","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}