{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:53:41Z","timestamp":1781794421362,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","funder":[{"name":"National Natural Science Foundation of China; State Key Lab of Processors, Institute of Computing Technology, CAS ; Shandong Province Natural Science Foundation, China ; Shandong Province Major Scientific and Technological Innovation Projects, China.","award":["Grant No.62302477;Grant No. CLQ202402;Grant No. ZR2024MF073;Grant No. 2025S0101-01954"],"award-info":[{"award-number":["Grant No.62302477;Grant No. CLQ202402;Grant No. ZR2024MF073;Grant No. 2025S0101-01954"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815207","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"31-37","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["THLR: A Top-down Hierarchical Logic Rewrite Framework for Xor-Majority-Inverter Graphs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-9615-2716","authenticated-orcid":false,"given":"Ran","family":"Zhang","sequence":"first","affiliation":[{"name":"SKLP, Institute of Computing Technology, CAS, Beijing, China and School of Computer Science and Technology, University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3744-2083","authenticated-orcid":false,"given":"Rongliang","family":"Fu","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-6593-9692","authenticated-orcid":false,"given":"Shuo","family":"Ren","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Shatin, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1204-5929","authenticated-orcid":false,"given":"Wenxing","family":"Li","sequence":"additional","affiliation":[{"name":"SKLP, Institute of Computing Technology, CAS, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-2792-077X","authenticated-orcid":false,"given":"Da","family":"Wang","sequence":"additional","affiliation":[{"name":"SKLP, Institute of Computing Technology, CAS, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-5373-2646","authenticated-orcid":false,"given":"Fei","family":"Wang","sequence":"additional","affiliation":[{"name":"Shandong University, Shandong, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4598-1685","authenticated-orcid":false,"given":"Xiaochun","family":"Ye","sequence":"additional","affiliation":[{"name":"SKLP, Institute of Computing Technology, CAS, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7348-5625","authenticated-orcid":false,"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5845-6965","authenticated-orcid":false,"given":"Junying","family":"Huang","sequence":"additional","affiliation":[{"name":"SKLP, Institute of Computing Technology, CAS, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_2_2","volume-title":"IWLS 2005 Benchmarks","author":"Albrecht C.","year":"2005","unstructured":"C. Albrecht. 2005. IWLS 2005 Benchmarks. Technical Report. Cadence Research Laboratories at Berkeley. http:\/\/www.iwls.org\/iwls2005\/benchmarks.html"},{"key":"e_1_3_3_1_3_2","volume-title":"Proc.\u00a0IWLS","author":"Amar\u00f9 Luca","year":"2015","unstructured":"Luca Amar\u00f9, Pierre-Emmanuel Gaillardon, and Giovanni De\u00a0Micheli. 2015. The EPFL Combinational Benchmark Suite. In Proc.\u00a0IWLS."},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509585"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"e_1_3_3_1_6_2","first-page":"15","volume-title":"Proc.\u00a0IWLS","author":"Brayton Alan Mishchenko\u00a0Robert","year":"2006","unstructured":"Alan Mishchenko\u00a0Robert Brayton and Alan Mishchenko. 2006. Scalable logic synthesis using a simple circuit structure. In Proc.\u00a0IWLS , Vol.\u00a06. 15\u201322."},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"e_1_3_3_1_8_2","first-page":"1","volume-title":"Proc.\u00a0DATE","author":"Calvino Alessandro\u00a0Tempia","year":"2024","unstructured":"Alessandro\u00a0Tempia Calvino and Giovanni De\u00a0Micheli. 2024. Scalable Logic Rewriting Using Don\u2019t Cares. In Proc.\u00a0DATE. 1\u20136."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC66049.2026.11420303"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE69613.2026.11539152"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Rongliang Fu Ran Zhang Libo Shen Wei Xuan Ning Lin Junying Huang Bei Yu and Tsung-Yi Ho. 2026. Efficient Multi-Array Parallel Scheduling for In-Memory Computing. IEEE TCAD (2026). doi:10.1109\/TCAD.2026.3661432","DOI":"10.1109\/TCAD.2026.3661432"},{"key":"e_1_3_3_1_12_2","unstructured":"Rongliang Fu Ran Zhang Ziyang Zheng Zhengyuan Shi Yuan Pu Junying Huang Bei Yu Qiang Xu and Tsung-Yi Ho. 2026. CHOP: Clustered Hybrid Optimization for Logic Synthesis with Self-Supervised Prediction. IEEE TCAD (2026)."},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Leo Hellerman. 1963. A Catalog of Three-Variable Or-Invert and And-Invert Logical Circuits. IEEE Transactions on Electronic Computers EC-12 3 (1963) 198\u2013223.","DOI":"10.1109\/PGEC.1963.263531"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Giulia Meuli Mathias Soeken and Giovanni Micheli. 2022. Xor-And-Inverter Graphs for Quantum Compilation. npj Quantum Information 8 (12 2022).","DOI":"10.1038\/s41534-021-00514-y"},{"key":"e_1_3_3_1_16_2","first-page":"116","volume-title":"Proc.\u00a0ISPD","author":"Pu Yuan","year":"2025","unstructured":"Yuan Pu, Fangzhou Liu, Zhuolun He, Keren Zhu, Rongliang Fu, Ziyi Wang, Tsung-Yi Ho, and Bei Yu. 2025. HeLO: A Heterogeneous Logic Optimization Framework by Hierarchical Clustering and Graph Learning. In Proc.\u00a0ISPD. 116\u2013124."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Shantian Qin et\u00a0al. 2025. PANDA: Adaptive Prefetching and Decentralized Scheduling for Dataflow Architectures. 22 2 Article 62 (July 2025) 27\u00a0pages.","DOI":"10.1145\/3721288"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"crossref","unstructured":"Shantian Qin et\u00a0al. 2025. StreamDCIM: A Tile-based Streaming Digital CIM Accelerator with Mixed-stationary Cross-forwarding Dataflow for Multimodal Transformer. (2025) 1\u20135.","DOI":"10.1109\/ISCAS56072.2025.11043484"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/2808797.2808903"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715185"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927035"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203889"},{"key":"e_1_3_3_1_23_2","volume-title":"Proc.\u00a0ISCAS","author":"Zhang Ran","year":"2026","unstructured":"Ran Zhang, Xinda Chen, Rongliang Fu, Chunyang He, Da Wang, Fei Wang, Tsung-Yi Ho, and Junying Huang. 2026. RECALLS: Reinforcement Learning Enhanced Generative Model for Logic Synthesis Optimization. In Proc.\u00a0ISCAS."}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:19:07Z","timestamp":1781792347000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815207"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":22,"alternative-id":["10.1145\/3787109.3815207","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815207","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}