{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:53:38Z","timestamp":1781794418746,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"National Natural Science Foundation of China","award":["62090022"],"award-info":[{"award-number":["62090022"]}]},{"name":"National Natural Science Foundation of China","award":["62090023"],"award-info":[{"award-number":["62090023"]}]},{"name":"Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDA0320000"],"award-info":[{"award-number":["XDA0320000"]}]},{"name":"Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDA0320300"],"award-info":[{"award-number":["XDA0320300"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815209","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"38-43","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["FastDSE: Enabling Efficient CPU Microarchitecture Design Space Exploration with FPGA Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-8409-8242","authenticated-orcid":false,"given":"Kaifan","family":"Wang","sequence":"first","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9291-579X","authenticated-orcid":false,"given":"Jiabin","family":"Wu","sequence":"additional","affiliation":[{"name":"ShanghaiTech University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9702-2542","authenticated-orcid":false,"given":"Yinan","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5341-1343","authenticated-orcid":false,"given":"Tianyi","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1953-1392","authenticated-orcid":false,"given":"Ninghui","family":"Sun","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6565-5276","authenticated-orcid":false,"given":"Yungang","family":"Bao","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614289"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643455"},{"key":"e_1_3_3_2_4_2","first-page":"85","volume-title":"ISCA","author":"Chen Tianshi","year":"2014","unstructured":"Tianshi Chen, Qi Guo, Ke Tang, Olivier Temam, Zhiwei Xu, Zhi-Hua Zhou, and Yunji Chen. 2014. ArchRanker: a ranking approach to design space exploration. In ISCA. 85\u201396."},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Umer Farooq and Habib Mehrez. 2021. Pre-silicon verification using multi-FPGA platforms: A review. Journal of Electronic Testing 37 1 (2021) 7\u201324.","DOI":"10.1007\/s10836-021-05929-1"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Paolo Meloni Sebastiano Pomata Giuseppe Tuveri Simone Secchi Luigi Raffo and Menno Lindwer. 2012. Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper. VLSI Design 2012 1 (2012).","DOI":"10.1155\/2012\/580584"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","unstructured":"Kizheppatt Vipin and Suhaib\u00a0A. Fahmy. 2018. FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures Methods and Applications. ACM Comput. Surv. 51 4 Article 72 (July 2018) 39\u00a0pages. 10.1145\/3193827","DOI":"10.1145\/3193827"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Kaifan Wang Jian Chen Yinan Xu Zihao Yu Wei He Dan Tang Ninghui Sun and Yungang Bao. 2025. XiangShan: An Open Source Project for High-Performance RISC-V Processors Meeting Industrial-Grade Standards. IEEE Micro 45 3 49\u201357.","DOI":"10.1109\/MM.2025.3565285"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Zheng Wu Jinyi Shen Xiaoling Yi Li Shang Fan Yang and Xuan Zeng. 2025. Prior-Boosted GRL: Microarchitecture Design Space Exploration via Graph Representation Learning. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (2025) 1141\u20131154.","DOI":"10.1109\/TCAD.2024.3457376"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643508"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Jianwang Zhai and Yici Cai. 2023. Microarchitecture Design Space Exploration via Pareto-Driven Active Learning. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 31 11 (2023) 1727\u20131739.","DOI":"10.1109\/TVLSI.2023.3311620"},{"key":"e_1_3_3_2_14_2","first-page":"1","volume-title":"Fourth Workshop on Computer Architecture Research with RISC-V","author":"Zhao Jerry","year":"2020","unstructured":"Jerry Zhao, Ben Korpan, Abraham Gonzalez, and Krste Asanovic. 2020. Sonicboom: The 3rd generation berkeley out-of-order machine. In Fourth Workshop on Computer Architecture Research with RISC-V , Vol.\u00a05. 1\u20137."},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"crossref","unstructured":"Xuyang Zhao Tianning Gao Zheng Wu Zhaori Bi Changhao Yan Fan Yang Sheng-Guo Wang Dian Zhou and Xuan Zeng. 2025. APPLE-DSE: Asynchronous Parallel Pareto Set Learning for Microarchitecture Design Space Exploration. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (2025) 2765\u20132778.","DOI":"10.1109\/TCAD.2024.3522880"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:18:58Z","timestamp":1781792338000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815209"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":14,"alternative-id":["10.1145\/3787109.3815209","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815209","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}