{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:53:33Z","timestamp":1781794413069,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815220","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"63-68","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["BLCIM: An Efficient Radix-16 Booth LUT-Based SRAM-CIM Architecture with Algorithm-Hardware Co-Optimization for NTT"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-5463-4910","authenticated-orcid":false,"given":"Qianhua","family":"Li","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-6103-9593","authenticated-orcid":false,"given":"Hongrui","family":"Meng","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2110-3783","authenticated-orcid":false,"given":"Yifan","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-3853-8475","authenticated-orcid":false,"given":"Chunshan","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-8929-781X","authenticated-orcid":false,"given":"Shengchao","family":"Zhou","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6578-4210","authenticated-orcid":false,"given":"Teng","family":"Zou","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-3660-1811","authenticated-orcid":false,"given":"Qi","family":"Chen","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6541-2925","authenticated-orcid":false,"given":"Yufeng","family":"Xie","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"Abdullah Alhassani and Mohammed Benaissa. 2024. High-Speed Polynomials Multiplication HW Accelerator for CRYSTALS-Kyber. IEEE Transactions on Circuits and Systems I: Regular Papers 71 12 (2024) 6105\u20136113. 10.1109\/TCSI.2024.3427011","DOI":"10.1109\/TCSI.2024.3427011"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","unstructured":"Yahya\u00a0Arzani Birgani Somayeh Timarchi and Ayesha Khalid. 2022. Area-Time-Efficient Scalable Schoolbook Polynomial Multiplier for Lattice-Based Cryptography. IEEE Transactions on Circuits and Systems II: Express Briefs 69 12 (2022) 5079\u20135083. 10.1109\/TCSII.2022.3188943","DOI":"10.1109\/TCSII.2022.3188943"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323931"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","unstructured":"Yijun Cui Jiansheng Chen Ziying Ni Zhuoyao Zhang Chenghua Wang and Weiqiang Liu. 2025. Instruction-Based High-Performance Hardware Controller of CRYSTALS-Kyber With Balanced Resource Utilization. IEEE Transactions on Circuits and Systems I: Regular Papers 72 5 (2025) 2394\u20132407. 10.1109\/TCSI.2025.3547799","DOI":"10.1109\/TCSI.2025.3547799"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323770"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00091"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/1536414.1536440"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00088"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Hyunseon Kim Haesung Jung Ardianto Satriawan and Hanho Lee. 2024. A Configurable ML-KEM\/Kyber Key-Encapsulation Hardware Accelerator Architecture. IEEE Transactions on Circuits and Systems II: Express Briefs 71 11 (2024) 4678\u20134682. 10.1109\/TCSII.2024.3442228","DOI":"10.1109\/TCSII.2024.3442228"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00089"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656496"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","unstructured":"Wai-Kong Lee and Seong\u00a0Oun Hwang. 2022. High Throughput Implementation of Post-Quantum Key Encapsulation and Decapsulation on GPU for Internet of Things Applications. IEEE Transactions on Services Computing 15 6 (2022) 3275\u20133288. 10.1109\/TSC.2021.3103956","DOI":"10.1109\/TSC.2021.3103956"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","unstructured":"Luchang Lei Yongqing Zhu Xinhang Zou Zhou Zhang Zian Zhao Yifan He Gangfeng Du Zhenyu Guan Huazhong Yang Yongpan Liu Song Bian and Hongyang Jia. 2025. Enabling Energy-Efficient Homomorphic Encryption Evaluation via eDRAM-Based In-Situ Computing in an Edge Processor. IEEE Journal of Solid-State Circuits 60 7 (2025) 2405\u20132419. 10.1109\/JSSC.2025.3568186","DOI":"10.1109\/JSSC.2025.3568186"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","unstructured":"Dai Li Akhil Pakala and Kaiyuan Yang. 2022. MeNTT: A Compact and Efficient Processing-in-Memory Number Theoretic Transform (NTT) Accelerator. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 30 5 (2022) 579\u2013588. 10.1109\/TVLSI.2022.3151321","DOI":"10.1109\/TVLSI.2022.3151321"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323790"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","unstructured":"Vadim Lyubashevsky Chris Peikert and Oded Regev. 2013. On Ideal Lattices and Learning with Errors over Rings. J. ACM 60 6 Article 43 (Nov. 2013) 35\u00a0pages. 10.1145\/2535925","DOI":"10.1145\/2535925"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","unstructured":"Suraj Mandal and Debapriya Basu\u00a0Roy. 2024. Winograd for NTT: A Case Study on Higher-Radix and Low-Latency Implementation of NTT for Post Quantum Cryptography on FPGA. IEEE Transactions on Circuits and Systems I: Regular Papers 71 12 (2024) 6396\u20136409. 10.1109\/TCSI.2024.3470335","DOI":"10.1109\/TCSI.2024.3470335"},{"key":"e_1_3_3_1_19_2","unstructured":"National Institute of Standards and Technology (NIST). 2022. Post-Quantum Cryptography Standardization: Selected Algorithms. https:\/\/csrc.nist.gov\/Projects\/post-quantum-cryptography. [Online]."},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218730"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247747"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","unstructured":"Chris Peikert. 2016. A Decade of Lattice Cryptography. Found. Trends Theor. Comput. Sci. 10 4 (March 2016) 283\u2013424. 10.1561\/0400000074","DOI":"10.1561\/0400000074"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/1060590.1060603"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","unstructured":"Gudipati Sravya Pasupuleti\u00a0Syam Kumar and R. Padmavathy. 2024. Survey of Post-Quantum Lattice-Based Ciphertext-Policy Attribute-Based Encryption Schemes for Cloud Storage: Taxonomy Open Issues and Future Directions. IEEE Transactions on Services Computing 17 6 (2024) 4540\u20134557. 10.1109\/TSC.2024.3479930","DOI":"10.1109\/TSC.2024.3479930"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323839"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","unstructured":"Jianfei Wang Chen Yang Fahong Zhang Yishuo Meng Siwei Xiang and Yang Su. 2024. A High-Throughput Toom-Cook-4 Polynomial Multiplier for Lattice-Based Cryptography Using a Novel Winograd-Schoolbook Algorithm. IEEE Transactions on Circuits and Systems I: Regular Papers 71 1 (2024) 359\u2013372. 10.1109\/TCSI.2023.3332880","DOI":"10.1109\/TCSI.2023.3332880"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","unstructured":"Hao Wu Yong Chen Yiyang Yuan Jinshan Yue Xinghua Wang Xiaoran Li and Feng Zhang. 2025. A 28-nm 19.9-to-258.5-TOPS\/W 8b Digital Computing-in-Memory Processor With Two-Cycle Macro Featuring Winograd-Domain Convolution and Macro-Level Parallel Dual-Side Sparsity. IEEE Journal of Solid-State Circuits 60 1 (2025) 347\u2013361. 10.1109\/JSSC.2024.3409356","DOI":"10.1109\/JSSC.2024.3409356"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247691"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","unstructured":"Xu Zhang Yaodong Wei Minghao Li Jing Tian and Zhongfeng Wang. 2025. HRCIM-NTT: An Efficient Compute-in-Memory NTT Accelerator With Hybrid-Redundant Numbers. IEEE Transactions on Circuits and Systems I: Regular Papers 72 1 (2025) 214\u2013227. 10.1109\/TCSI.2024.3463184","DOI":"10.1109\/TCSI.2024.3463184"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","unstructured":"Xiaojun Zhang Jie Zhao Chunxiang Xu Huaxiong Wang and Yuan Zhang. 2022. DOPIV: Post-Quantum Secure Identity-Based Data Outsourcing with Public Integrity Verification in Cloud Storage. IEEE Transactions on Services Computing 15 1 (2022) 334\u2013345. 10.1109\/TSC.2019.2942297","DOI":"10.1109\/TSC.2019.2942297"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","unstructured":"Yinqiao Zhao Zilong Xie Ruidian Zhan Xiaoming Xiong Yun Chen and Shuting Cai. 2025. NTT-LSU: Tightly Coupled Architecture for Efficient NTT Implementation on RISC-V Processor. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2025) 1\u20131. 10.1109\/TCAD.2025.3627145","DOI":"10.1109\/TCAD.2025.3627145"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:18:10Z","timestamp":1781792290000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815220"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":30,"alternative-id":["10.1145\/3787109.3815220","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815220","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}