{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:53:27Z","timestamp":1781794407575,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815225","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"278-284","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["N for One: Reticle-Reuse-Driven Routing for Silicon Interposers"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-0613-8544","authenticated-orcid":false,"given":"Xiaokun","family":"Lin","sequence":"first","affiliation":[{"name":"Research Center for Intelligent Computing Systems, State Key Laboratory of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0646-4183","authenticated-orcid":false,"given":"Yujie","family":"Wang","sequence":"additional","affiliation":[{"name":"Research Center for Intelligent Computing Systems, State Key Laboratory of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9943-0550","authenticated-orcid":false,"given":"Lang","family":"Feng","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Sun Yat-sen University, Shenzhen, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-0499-0077","authenticated-orcid":false,"given":"Jixiang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Research Center for Intelligent Computing Systems, State Key Laboratory of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-6337-9017","authenticated-orcid":false,"given":"Xupengkai","family":"Lu","sequence":"additional","affiliation":[{"name":"Research Center for Intelligent Computing Systems, State Key Laboratory of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5172-4736","authenticated-orcid":false,"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"Research Center for Intelligent Computing Systems, State Key Laboratory of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5396-8563","authenticated-orcid":false,"given":"Fengwei","family":"Dai","sequence":"additional","affiliation":[{"name":"National Center for Advanced Packaging Co., Ltd., Wuxi, Jiangsu, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0904-6681","authenticated-orcid":false,"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"Research Center for Intelligent Computing Systems, State Key Laboratory of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"TSMC. 2025. TSMC CoWoS\u2122 Technology. https:\/\/3dfabric.tsmc.com\/english\/dedicatedFoundry\/technology\/cowos.htm. Accessed: 2025-07-10."},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00174"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00028"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","unstructured":"Wen-Hao Liu Wei-Chun Kao Yih-Lang Li and Kai-Yuan Chao. 2013. NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing With Bounded-Length Maze Routing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32 5 (2013) 709\u2013722. 10.1109\/TCAD.2012.2235124","DOI":"10.1109\/TCAD.2012.2235124"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796542"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3656530"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","unstructured":"Chris Chu and Yiu-Chung Wong. 2008. FLUTE: Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27 1 (2008) 70\u201383. 10.1109\/TCAD.2007.907068","DOI":"10.1109\/TCAD.2007.907068"},{"key":"e_1_3_3_2_9_2","unstructured":"Eric Jang Shixiang Gu and Ben Poole. 2017. Categorical Reparameterization with Gumbel-Softmax. arxiv:https:\/\/arXiv.org\/abs\/1611.01144\u00a0[stat.ML] https:\/\/arxiv.org\/abs\/1611.01144"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","unstructured":"Debendra Das\u00a0Sharma Gerald Pasdast Zhiguo Qian and Kemal Aygun. 2022. Universal Chiplet Interconnect Express (UCIe): An Open Industry Standard for Innovations With Chiplets at Package Level. IEEE Transactions on Components Packaging and Manufacturing Technology 12 9 (2022) 1423\u20131431. 10.1109\/TCPMT.2022.3207195","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586194"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","unstructured":"Yinhe Han Haobo Xu Meixuan Lu Haoran Wang Junpei Huang Ying Wang Yujie Wang Feng Min Qi Liu Ming Liu and Ninghui Sun. 2024. The Big Chip: Challenge model and architecture. Fundamental Research 4 6 (2024) 1431\u20131441. 10.1016\/j.fmre.2023.10.020","DOI":"10.1016\/j.fmre.2023.10.020"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218646"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:40Z","timestamp":1781792260000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815225"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":14,"alternative-id":["10.1145\/3787109.3815225","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815225","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}