{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:55:40Z","timestamp":1781794540442,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":46,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"National Science Foundation (NSF)","award":["2441290"],"award-info":[{"award-number":["2441290"]}]},{"name":"National Science Foundation (NSF)","award":["2534279"],"award-info":[{"award-number":["2534279"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815240","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"557-563","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["CRAM-ER: Error-Resilient Spintronic Computational Random Access Memory for Scalable In-Memory Computation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-2670-285X","authenticated-orcid":false,"given":"Sohan Salahuddin","family":"Mugdho","sequence":"first","affiliation":[{"name":"Iowa State university of Science and Technology, Ames, IA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7182-0677","authenticated-orcid":false,"given":"Md. Shahedul","family":"Hasan","sequence":"additional","affiliation":[{"name":"Iowa State university of Science and Technology, Ames, IA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-4471-3877","authenticated-orcid":false,"given":"Brahmdutta","family":"Dixit","sequence":"additional","affiliation":[{"name":"University of Minnesota Twin Cities, Minneapolis, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9062-309X","authenticated-orcid":false,"given":"Yang","family":"Lv","sequence":"additional","affiliation":[{"name":"University of Minnesota Twin Cities, Minneapolis, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2815-6624","authenticated-orcid":false,"given":"Jian-Ping","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Minnesota Twin Cities, Minneapolis, MN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8815-2871","authenticated-orcid":false,"given":"Cheng","family":"Wang","sequence":"additional","affiliation":[{"name":"Iowa State university of Science and Technology, Ames, IA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00044"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715270"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Zamshed Chowdhury Jonathan\u00a0D. Harms et\u00a0al. 2018. Efficient In-Memory Processing Using Spintronics. IEEE Computer Architecture Letters 17 1 (2018).","DOI":"10.1109\/LCA.2017.2751042"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546875"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Ki\u00a0Chul Chun Hui Zhao et\u00a0al. 2013. A Scaling Roadmap and Performance Evaluation of In-Plane and Perpendicular MTJ Based STT-MRAMs for High-Density Cache Memory. IEEE Journal of Solid-State Circuits 48 2 (2013) 598\u2013610.","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00055"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218673"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"Xiangyu Dong Cong Xu Yuan Xie and Norman\u00a0P. Jouppi. 2012. NVSim: A Circuit-Level Performance Energy and Area Model for Emerging Nonvolatile Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31 7 (2012) 994\u20131007.","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_3_1_11_2","volume-title":"International Conference on Learning Representations","author":"Dosovitskiy Alexey","year":"2020","unstructured":"Alexey Dosovitskiy, Lucas Beyer, Alexander Kolesnikov, Dirk Weissenborn, Xiaohua Zhai, Thomas Unterthiner, Mostafa Dehghani, Matthias Minderer, G Heigold, S Gelly, et\u00a0al. 2020. An Image is Worth 16x16 Words: Transformers for Image Recognition at Scale. In International Conference on Learning Representations."},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_3_1_13_2","volume-title":"22FDX\u00ae-EXT Technology Design Manual Rev. 1.0_4.1","year":"2023","unstructured":"GlobalFoundries. 2023. 22FDX\u00ae-EXT Technology Design Manual Rev. 1.0_4.1. https:\/\/gf.com\/technology-platforms\/fdx-fd-soi\/"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Kshemal\u00a0K Gupte Sohan\u00a0Salahuddin Mugdho Cheng Huang and Cheng Wang. 2026. Scalable and robust multi-bit spintronic synapses for analog in-memory computing. npj Unconventional Computing 3 1 (2026) 8.","DOI":"10.1038\/s44335-026-00055-7"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","unstructured":"Wilfried Haensch Anand Raghunathan Kaushik Roy Bhaswar Chakrabarti Charudatta\u00a0M. Phatak Cheng Wang and Supratik Guha. 2023. Compute in-Memory with Non-Volatile Elements for Neural Networks: A Review from a Co-Design Perspective. Advanced Materials 35 37 (2023) 2204944. 10.1002\/adma.202204944","DOI":"10.1002\/adma.202204944"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"R Heindl William\u00a0H Rippard and Others. 2011. Validity of the thermal activation model for spin-transfer torque switching in magnetic tunnel junctions. Journal of Applied Physics 109 7 (2011).","DOI":"10.1063\/1.3562136"},{"key":"e_1_3_3_1_18_2","unstructured":"Intel Corporation. 2020. Intel\u00ae AVX-512 Architectural Performance Report (APP Metrics). https:\/\/cdrdv2-public.intel.com\/840270\/APP-for-Intel-Xeon-Processors.pdf. Accessed: 2025-11-15."},{"key":"e_1_3_3_1_19_2","unstructured":"Intel Corporation. 2023. 4th Gen Intel\u00ae Xeon\u00ae Scalable Processor DL Boost AMX Deep-Learning Performance."},{"key":"e_1_3_3_1_20_2","unstructured":"Intel Corporation. 2023. Intel\u00ae Xeon\u00ae Platinum 8480+ Processor Product Specifications. https:\/\/www.intel.com\/content\/www\/us\/en\/products\/sku\/231746\/intel-xeon-platinum-8480-processor-105m-cache-2-00-ghz\/specifications.html. Accessed: 2025-11-15."},{"key":"e_1_3_3_1_21_2","unstructured":"Alex Krizhevsky Geoffrey Hinton et\u00a0al. 2009. Learning multiple layers of features from tiny images. (2009)."},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Yann LeCun Yoshua Bengio and Geoffrey Hinton. 2015. Deep learning. nature 521 7553 (2015) 436\u2013444.","DOI":"10.1038\/nature14539"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"crossref","unstructured":"Yann LeCun L\u00e9on Bottou Yoshua Bengio and Patrick Haffner. 2002. Gradient-based learning applied to document recognition. Proc. IEEE 86 11 (2002) 2278\u20132324.","DOI":"10.1109\/5.726791"},{"key":"e_1_3_3_1_24_2","unstructured":"Yann LeCun Corinna Cortes and Christopher J.\u00a0C. Burges. 1998. MNIST handwritten digit database."},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","unstructured":"Shuangchen Li Dimin Niu et\u00a0al. 2017. DRISA: a DRAM-based Reconfigurable In-Situ Accelerator(MICRO-50 \u201917). Association for Computing Machinery New York NY USA 288\u2013301. 10.1145\/3123939.3123977","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"crossref","unstructured":"Yang Lv Brandon\u00a0R Zink Robert\u00a0P Bloom H\u00fcsrev C\u0131lasun Pravin Khanal Salonik Resch Zamshed Chowdhury Ali Habiboglu Weigang Wang Sachin\u00a0S Sapatnekar et\u00a0al. 2024. Experimental demonstration of magnetic tunnel junction-based computational random-access memory. npj Unconventional Computing 1 1 (2024) 3.","DOI":"10.1038\/s44335-024-00003-3"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10993038"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/CCMCC67628.2025.11380744"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474252"},{"key":"e_1_3_3_1_30_2","unstructured":"NCSU EDA Group. 2008. FreePDK45: An open-source 45nm process design kit. https:\/\/eda.ncsu.edu\/freepdk\/freepdk45\/."},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00042"},{"key":"e_1_3_3_1_34_2","unstructured":"Max Roser. 2022. The brief history of artificial intelligence: the world has changed fast \u2014 what might be next? Our World in Data (2022). https:\/\/ourworldindata.org\/brief-history-of-ai."},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401196"},{"key":"e_1_3_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"crossref","unstructured":"Gian Singh and Sarma Vrudhula. 2025. A Scalable and Energy-Efficient Processing-in-Memory Architecture for Gen-AI. IEEE JETCAS 15 2 (2025) 285\u2013298.","DOI":"10.1109\/JETCAS.2025.3566929"},{"key":"e_1_3_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"e_1_3_3_1_40_2","doi-asserted-by":"publisher","unstructured":"Zahra\u00a0Mehdizadeh Taheri Sayed Masoud\u00a0Sayedi and Mohammad Hossein\u00a0Moaiyeri. 2025. Spintronic Content Addressable Memory With Integrated Boolean Logic and Arithmetic Functions. IEEE Access 13 (2025) 49076\u201349091. 10.1109\/ACCESS.2025.3551411","DOI":"10.1109\/ACCESS.2025.3551411"},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"crossref","unstructured":"Weier Wan Rajkumar Kubendran et\u00a0al. 2022. A compute-in-memory chip based on resistive random-access memory. Nature 608 7923 (2022) 504\u2013512.","DOI":"10.1038\/s41586-022-04992-8"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"publisher","unstructured":"Yang Yang Richard\u00a0B. Wilson Jon Gorchon Charles-Henri Lambert Sayeef Salahuddin and Jeffrey Bokor. 2017. Ultrafast magnetization reversal by picosecond electrical pulses. Science Advances 3 11 (2017) e1603117. 10.1126\/sciadv.1603117","DOI":"10.1126\/sciadv.1603117"},{"key":"e_1_3_3_1_43_2","doi-asserted-by":"crossref","unstructured":"Kentaro Yoshioka Shimpei Ando Satomi Miyagi Yung-Chin Chen and Wenlun Zhang. 2024. A review of SRAM-based compute-in-memory circuits. Japanese Journal of Applied Physics (2024).","DOI":"10.35848\/1347-4065\/ad93e0"},{"key":"e_1_3_3_1_44_2","doi-asserted-by":"crossref","unstructured":"Masoud Zabihi Zamshed\u00a0Iqbal Chowdhury et\u00a0al. 2019. In-Memory Processing on the Spintronic CRAM: From Hardware Design to Application Mapping. IEEE Trans. Comput. 68 8 (2019) 1159\u20131173.","DOI":"10.1109\/TC.2018.2858251"},{"key":"e_1_3_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697377"},{"key":"e_1_3_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3603269.3604821"},{"key":"e_1_3_3_1_47_2","doi-asserted-by":"publisher","unstructured":"Brandon\u00a0R. Zink Marc\u00a0D. Riedel Ulya\u00a0R. Karpuzcu and Jian-Ping Wang. 2024. A Comparison Study of Spin-Transfer Torque- and Spin-Orbit Torque-Based Stochastic Computing Using Computational Random Access Memory (SC-CRAM). IEEE Transactions on Magnetics 60 5 (2024) 1\u201315. 10.1109\/TMAG.2023.3326076","DOI":"10.1109\/TMAG.2023.3326076"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:34:41Z","timestamp":1781793281000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815240"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":46,"alternative-id":["10.1145\/3787109.3815240","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815240","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}