{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:56:07Z","timestamp":1781794567609,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Schulich School of Engineering Undergraduate Research Program"},{"name":"Intel Corporation (Research Gift)"},{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["RGPIN-2022-03027"],"award-info":[{"award-number":["RGPIN-2022-03027"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815250","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"311-316","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SVQL: SystemVerilog Query Language"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-6744-4704","authenticated-orcid":false,"given":"Nicholas","family":"Allison","sequence":"first","affiliation":[{"name":"Schulich School of Engineering, University of Calgary, Calgary, Alberta, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7642-3638","authenticated-orcid":false,"given":"Benjamin","family":"Tan","sequence":"additional","affiliation":[{"name":"Schulich School of Engineering, University of Calgary, Calgary, Alberta, Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"2025. GitHub - HACK-EVENT\/hackatdac18. https:\/\/github.com\/HACK-EVENT\/hackatdac18 original-date: 2023-08-08T00:19:40Z."},{"key":"e_1_3_3_2_3_2","unstructured":"2025. GitHub - HACK-EVENT\/hackatdac21: Hack@DAC 2021. https:\/\/github.com\/HACK-EVENT\/hackatdac21 original-date: 2023-07-15T20:58:02Z."},{"key":"e_1_3_3_2_4_2","unstructured":"2025. GitHub - prjunnamed\/prjunnamed: End-to-end synthesis and P&R toolchain. https:\/\/github.com\/prjunnamed\/prjunnamed"},{"key":"e_1_3_3_2_5_2","unstructured":"2026. GitHub - riscv-mcu\/e203_hbirdv2: The Ultra-Low Power RISC-V Core. https:\/\/github.com\/riscv-mcu\/e203_hbirdv2"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549369"},{"key":"e_1_3_3_2_7_2","first-page":"1361","volume-title":"32nd USENIX Security Symposium","author":"Chen Chen","year":"2023","unstructured":"Chen Chen, Rahul Kande, Nathan Nguyen, Flemming Andersen, Aakash Tyagi, Ahmad-Reza Sadeghi, and Jeyavijayan Rajendran. 2023. HyPFuzz: Formal-Assisted Processor Fuzzing. In 32nd USENIX Security Symposium. USENIX Association, Anaheim, CA, 1361\u20131378."},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/800157.805047"},{"key":"e_1_3_3_2_9_2","first-page":"213","volume-title":"Usenix Security Symp.","author":"Dessouky Ghada","year":"2019","unstructured":"Ghada Dessouky, David Gens, Patrick Haney, Garrett Persyn, Arun Kanuparthi, Hareesh Khattri, Jason\u00a0M. Fung, Ahmad-Reza Sadeghi, and Jeyavijayan Rajendran. 2019. HardFails: Insights into Software-Exploitable Hardware Bugs. In Usenix Security Symp.213\u2013230."},{"key":"e_1_3_3_2_10_2","unstructured":"Embedded Security Group. 2019. HAL - The Hardware Analyzer. https:\/\/github.com\/emsec\/hal."},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","unstructured":"Wei Hu Armaiti Ardeshiricham and Ryan Kastner. 2021. Hardware Information Flow Tracking. ACM Comput. Surv. 54 4 (May 2021) 83:1\u201383:39. 10.1145\/3447867","DOI":"10.1145\/3447867"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240842"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.5555\/509043"},{"key":"e_1_3_3_2_14_2","unstructured":"Wilson Snyder Paul Wasson Duane Galbi and et al. 2025. Verilator. https:\/\/github.com\/verilator\/verilator"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","unstructured":"J.\u00a0R. Ullmann. 1976. An Algorithm for Subgraph Isomorphism. J. ACM 23 1 (Jan. 1976) 31\u201342. 10.1145\/321921.321925","DOI":"10.1145\/321921.321925"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:36:42Z","timestamp":1781793402000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815250"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":14,"alternative-id":["10.1145\/3787109.3815250","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815250","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}