{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:56:24Z","timestamp":1781794584867,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Tianjin Major Special Project for Artificial Intelligence Science and Technology","award":["25ZXRGGX00100"],"award-info":[{"award-number":["25ZXRGGX00100"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815253","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"890-897","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["An Agile Design Framework for Resource-Efficient and Parameterizable Edge ISPs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-3126-8779","authenticated-orcid":false,"given":"Xitong","family":"Jiang","sequence":"first","affiliation":[{"name":"Tiangong University, Tianjin, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5406-294X","authenticated-orcid":false,"given":"Qingzeng","family":"Song","sequence":"additional","affiliation":[{"name":"Tiangong University, Tianjin, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3487-0309","authenticated-orcid":false,"given":"Yongjiang","family":"Xue","sequence":"additional","affiliation":[{"name":"Tiangong University, Tianjin, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2638-1550","authenticated-orcid":false,"given":"Weigang","family":"Kong","sequence":"additional","affiliation":[{"name":"Tiangong University, Tianjin, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5054-9590","authenticated-orcid":false,"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-4539-7638","authenticated-orcid":false,"given":"Mingze","family":"Sun","sequence":"additional","affiliation":[{"name":"Tiangong University, Tianjin, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"10x Engineers. 2024. Infinite-ISP_Hardware: RTL\/FPGA development suite for Infinite-ISP. https:\/\/github.com\/10x-Engineers\/Infinite-ISP_Hardware"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Taimur Bilal Bakhtawar Amjad Talha Iqbal Bilal Zafar Khurram Usman Sohaib\u00a0Imran Bhatti Abdul\u00a0Rahman Qureshi Muqudas Rafiq Maria Nadeem Junaid Amjad et\u00a0al. 2025. Infinite-ISP: An open source hardware image signal processor platform for all imaging needs. Electronic Imaging 37 (2025) 1\u20136.","DOI":"10.2352\/EI.2025.37.7.ISS-279"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.111"},{"key":"e_1_3_3_1_6_2","unstructured":"cruxopen. 2019. OpenISP: Image Signal Processor (software pipeline). https:\/\/github.com\/cruxopen\/openISP"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Amelia Dobis Kevin Laeufer Hans\u00a0Jakob Damsgaard Tjark Petersen Kasper Juul\u00a0Hesse Rasmussen Enrico Tolotto Simon\u00a0Thye Andersen Richard Lin and Martin Schoeberl. 2023. Verification of chisel hardware designs with chiselverify. Microprocessors and Microsystems 96 (2023) 104737.","DOI":"10.1016\/j.micpro.2022.104737"},{"key":"e_1_3_3_1_8_2","volume-title":"End-to-end Heterogeneous System Design for Hyperscale Big-Data Processing","author":"Gonzalez Abraham","year":"2025","unstructured":"Abraham Gonzalez. 2025. End-to-end Heterogeneous System Design for Hyperscale Big-Data Processing. UC Berkeley."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"James Hegarty John\u00a0S Brunhaver Zachary DeVito Jonathan Ragan-Kelley Noy Cohen Steven Bell Artem Vasilyev Mark Horowitz and Pat Hanrahan. 2014. Darkroom: compiling high-level image processing code into hardware pipelines. ACM Trans. Graph. 33 4 (2014) 144\u20131.","DOI":"10.1145\/2601097.2601174"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"James Hegarty Ross Daly Zachary DeVito Jonathan Ragan-Kelley Mark Horowitz and Pat Hanrahan. 2016. Rigel: Flexible multi-rate image processing hardware. ACM transactions on graphics (TOG) 35 4 (2016) 1\u201311.","DOI":"10.1145\/2897824.2925892"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_3_1_12_2","unstructured":"JokerEyeAdas. 2023. HDR-ISP: An ISP Pipeline for HDR CMOS Image Sensor. https:\/\/github.com\/JokerEyeAdas\/HDR-ISP"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Qiaoyi Liu Jeff Setter Dillon Huff Maxwell Strange Kathleen Feng Mark Horowitz Priyanka Raina and Fredrik Kjolstad. 2023. Unified buffer: Compiling image processing and machine learning applications to push-memory accelerators. ACM Transactions on Architecture and Code Optimization 20 2 (2023) 1\u201326.","DOI":"10.1145\/3572908"},{"key":"e_1_3_3_1_14_2","unstructured":"openasic org. 2022. xkISP: Xinkai ISP IP Core (HLS-based). https:\/\/github.com\/openasic-org\/xkISP"},{"key":"e_1_3_3_1_15_2","unstructured":"Jueqin Qiu. 2021. fast-openISP: Faster re-implementation of OpenISP. https:\/\/github.com\/QiuJueqin\/fast-openISP"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"Robert Stewart Kirsty Duncan Greg Michaelson Paulo Garcia Deepayan Bhowmik and Andrew Wallace. 2018. RIPL: A parallel image processing language for FPGAs. ACM transactions on reconfigurable technology and systems (TRETS) 11 1 (2018) 1\u201324.","DOI":"10.1145\/3180481"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589076"},{"key":"e_1_3_3_1_18_2","unstructured":"Bowei Wang Jiaran Gao Yelai Feng Renzhi Chen Shanshan Li and Lei Wang. 2025. ChiseLLM: Unleashing the Power of Reasoning LLMs for Chisel Agile Hardware Development. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2504.19144 (2025)."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"Xuhui Wang and Jizhong Zhao. 2025. Adaptive threshold wavelet denoising method and hardware implementation for HD real-time processing. Electronics 14 11 (2025) 2130.","DOI":"10.3390\/electronics14112130"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICAIIS49377.2020.9194921"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:36:17Z","timestamp":1781793377000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815253"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":19,"alternative-id":["10.1145\/3787109.3815253","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815253","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}