{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:55:45Z","timestamp":1781794545690,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815254","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"426-433","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Mixed-precision Neural Networks on RISC-V CPU with Reconfigurable SIMD Instruction Extension via eFPGA"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-1797-0118","authenticated-orcid":false,"given":"Zixin","family":"Yang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Integrated Chip & System, Fudan university, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6131-9199","authenticated-orcid":false,"given":"Yanze","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip & System, Fudan university, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-4170-9320","authenticated-orcid":false,"given":"Zhichao","family":"Wei","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip & System, Fudan university, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6086-1924","authenticated-orcid":false,"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip & System, Fudan university, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-5238-4720","authenticated-orcid":false,"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Integrated Chip & System, Fudan university, Shanghai, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_2_1_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071076"},{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676840"},{"key":"e_1_3_3_2_3_2","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Garofalo A.","year":"2020","unstructured":"Garofalo, A. et al. 2020. XpulpNN: Accelerating quantized neural networks on RISC-V processors through ISA extensions. 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2020), 186\u2013191."},{"key":"e_1_3_3_2_4_2","first-page":"1","article-title":"2021. Vega: A ten-core SoC for IoT endnodes with DNN acceleration and cognitive wake-up from MRAM-based state-retentive sleep mode","volume":"57","author":"Rossi D.","year":"2021","unstructured":"Rossi, D. et al. 2021. Vega: A ten-core SoC for IoT endnodes with DNN acceleration and cognitive wake-up from MRAM-based state-retentive sleep mode. IEEE Journal of Solid-State Circuits. 57, 1 (2021), 127\u2013139.","journal-title":"IEEE Journal of Solid-State Circuits."},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/3768630"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3362060"},{"key":"e_1_3_3_2_7_2","volume-title":"et al","author":"Howard A.G.","year":"2017","unstructured":"Howard, A.G. et al. 2017. Mobilenets: Efficient convolutional neural networks for mobile vision applications. arXiv preprint arXiv:1704.04861. (2017)."},{"key":"e_1_3_3_2_8_2","volume-title":"et al","author":"Whatmough P.N.","year":"2019","unstructured":"Whatmough, P.N. et al. 2019. A 16nm 25mm 2 SoC with a 54.5 x flexibility-efficiency range from dual-core Arm Cortex-A53 to eFPGA and cache-coherent accelerators. 2019 Symposium on VLSI Circuits (2019), C34\u2013C35."},{"key":"e_1_3_3_2_9_2","volume-title":"et al","author":"Gao F.","year":"2023","unstructured":"Gao, F. et al. 2023. DECADES: A 67mm 2, 1.46 TOPS, 55 Giga Cache-Coherent 64-bit RISC-V Instructions per second, Heterogeneous Manycore SoC with 109 Tiles including Accelerators, Intelligent Storage, and eFPGA in 12nm FinFET. 2023 IEEE Custom Integrated Circuits Conference (CICC) (2023), 1\u20132."},{"key":"e_1_3_3_2_10_2","volume-title":"et al","author":"Li A.","year":"2023","unstructured":"Li, A. et al. 2023. CIFER: A Cache-Coherent 12-nm 16-mm 2 SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6\/mm2 Synthesizable eFPGA. IEEE Solid-State Circuits Letters (2023), 229\u2013232."},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00034"},{"key":"e_1_3_3_2_12_2","volume-title":"et al","author":"Mohan P.","year":"2025","unstructured":"Mohan, P. et al. 2025. A 748 GOPS\/W RISC-V SoC with Reconfigurable Custom Instructions via a Synthesized eFPGA with 1.8 \u03bcs Configuration Time in 22nm FinFET2025 IEEE Custom Integrated Circuits Conference (CICC) (2025), 1\u20133."},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/OJSSCS.2022.3210082"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.000-5"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439302"},{"key":"e_1_3_3_2_16_2","volume-title":"OpenFPGA: An Opensource Framework Enabling Rapid Prototyping of Customizable FPGAs. 2019 29th International Conference on Field Programmable Logic and Applications (FPL)","author":"Tang X.","year":"2019","unstructured":"Tang, X. et al. 2019. OpenFPGA: An Opensource Framework Enabling Rapid Prototyping of Customizable FPGAs. 2019 29th International Conference on Field Programmable Logic and Applications (FPL) (2019), 367\u2013374."},{"key":"e_1_3_3_2_17_2","unstructured":"lowRISC.Ibex RISC-V.https:\/\/github.com\/lowRISC\/ibex."},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL53798.2021.00082"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:36:05Z","timestamp":1781793365000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815254"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":18,"alternative-id":["10.1145\/3787109.3815254","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815254","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}