{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:56:07Z","timestamp":1781794567516,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815255","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"622-629","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["From Generation to Failure Categorization: An Open-Source automated RTL Verification Framework for RVV"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-3275-4797","authenticated-orcid":false,"given":"Manfred","family":"Schl\u00e4gl","sequence":"first","affiliation":[{"name":"Johannes Kepler University, Linz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5275-0341","authenticated-orcid":false,"given":"Jonas","family":"Reichhardt","sequence":"additional","affiliation":[{"name":"Johannes Kepler University, Linz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1490-6175","authenticated-orcid":false,"given":"Daniel","family":"Grosse","sequence":"additional","affiliation":[{"name":"Johannes Kepler University Linz & DFKI Bremen, Linz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"2026. AndesCore NX27V Processor \u2013 64-bit CPU with RISC-V Vector Extension. https:\/\/www.andestech.com\/en\/products-solutions\/andescore-processors\/riscv-nx27v."},{"key":"e_1_3_3_2_3_2","unstructured":"2026. Ara Vector Processor. https:\/\/github.com\/pulp-platform\/ara."},{"key":"e_1_3_3_2_4_2","unstructured":"2026. FORCE-RISCV RISC-V Instruction Sequence Generator (ISG). https:\/\/github.com\/openhwgroup\/force-riscv."},{"key":"e_1_3_3_2_5_2","unstructured":"2026. ImperasDV \u2013 RISC-V Processor Verification Made Easy. https:\/\/www.synopsys.com\/verification\/imperasdv.html."},{"key":"e_1_3_3_2_6_2","unstructured":"2026. RISC-V Architecture Test SIG. https:\/\/github.com\/riscv-non-isa\/riscv-arch-test."},{"key":"e_1_3_3_2_7_2","unstructured":"2026. RISC-V Torture Test Generator. https:\/\/github.com\/ucb-bar\/riscv-torture."},{"key":"e_1_3_3_2_8_2","unstructured":"2026. RISC-V Vector Tests Generator. https:\/\/github.com\/chipsalliance\/riscv-vector-tests."},{"key":"e_1_3_3_2_9_2","unstructured":"2026. RISCV-DV. https:\/\/github.com\/google\/riscv-dv."},{"key":"e_1_3_3_2_10_2","unstructured":"2026. riscvOVPsim Imperas RISC-V Instruction Set Simulator (ISS). https:\/\/www.imperas.com\/riscvovpsim-free-imperas-risc-v-instruction-set-simulator."},{"key":"e_1_3_3_2_11_2","unstructured":"2026. Sail RISC-V: Formal Specification of the RISC-V ISA. https:\/\/github.com\/riscv\/sail-riscv."},{"key":"e_1_3_3_2_12_2","unstructured":"2026. Spike RISC-V ISA Simulator. https:\/\/github.com\/riscv\/riscv-isa-sim."},{"key":"e_1_3_3_2_13_2","unstructured":"2026. Verilator - A fast Verilog\/SystemVerilog simulator. https:\/\/www.verilator.org."},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Allon Adir Eli Almog Laurent Fournier Eitan Marcus Michal Rimon Michael Vinov and Avi Ziv. 2004. Genesys-Pro: innovations in test program generation for functional processor verification. DTC (2004) 84\u201393.","DOI":"10.1109\/MDT.2004.1277900"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406901"},{"key":"e_1_3_3_2_16_2","first-page":"1","volume-title":"DATE","author":"Bruns Niklas","year":"2023","unstructured":"Niklas Bruns, Vladimir Herdt, and Rolf Drechsler. 2023. Processor Verification using Symbolic Execution: A RISC-V Case-Study. In DATE. 1\u20136."},{"key":"e_1_3_3_2_17_2","first-page":"185","volume-title":"Formal Methods for Industrial Critical Systems","author":"Campbell Brian","year":"2014","unstructured":"Brian Campbell and Ian Stark. 2014. Randomised Testing of a Microprocessor Model Using SMT-Solver State Generation. In Formal Methods for Industrial Critical Systems. 185\u2013199."},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55118.2023.10133714"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"crossref","unstructured":"Matheus Cavalcante Fabian Schuiki Florian Zaruba Michael Schaffner and Luca Benini. 2020. Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. TVLSI 28 2 (2020) 530\u2013543.","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-70389-3_15"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775907"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218629"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431584"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00103"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"crossref","unstructured":"Charalambos Ioannides Geoff Barrett and Kerstin Eder. 2011. Feedback-Based Coverage Directed Test Generation: An Industrial Evaluation. 112\u2013128.","DOI":"10.1007\/978-3-642-19583-9_13"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"crossref","unstructured":"Victor Jimenez Mario Rodriguez Marc Dominguez Josep Sans Ivan Diaz Luca Valente Vito\u00a0Luca Guglielmi Josue\u00a0V. Quiroga R.\u00a0Ignacio Genovese Nehir Sonmez Oscar Palomar and Miquel Moreto. 2023. Functional Verification of a RISC-V Vector Accelerator. IEEE Design & Test 40 3 (2023) 36\u201344.","DOI":"10.1109\/MDAT.2022.3226709"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"crossref","unstructured":"Lorenzo Martignoni Roberto Paleari Giampaolo\u00a0Fresi Roglia and Danilo Bruschi. 2009. Testing CPU Emulators. 261\u2013272.","DOI":"10.1145\/1572272.1572303"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"crossref","unstructured":"Matteo Perotti Matheus Cavalcante Renzo Andri Lukas Cavigelli and Luca Benini. 2024. Ara2: Exploring Single- and Multi-Core Vector Processing With an Efficient RVV 1.0 Compliant Open-Source Processor. TC 73 7 (2024) 1822\u20131836.","DOI":"10.1109\/TC.2024.3388896"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"crossref","unstructured":"Matteo Perotti Matheus Cavalcante Alessandro Ottaviano Jiantao Liu and Luca Benini. 2023. Yun: An Open-Source 64-Bit RISC-V-Based Vector Processor With Multi-Precision Integer and Floating-Point Support in 65-nm CMOS. IEEE Transactions on Circuits and Systems II: Express Briefs 70 10 (2023) 3732\u20133736.","DOI":"10.1109\/TCSII.2023.3292579"},{"key":"e_1_3_3_2_30_2","first-page":"43","volume-title":"International Conference on Application-specific Systems, Architectures and Processors","author":"Perotti Matteo","year":"2022","unstructured":"Matteo Perotti, Matheus Cavalcante, Nils Wistoff, Renzo Andri, Lukas Cavigelli, and Luca Benini. 2022. A \u201cNew Ara\u201d for Vector Computing: An Open Source Highly Efficient RISC-V V 1.0 Vector Processor Design. In International Conference on Application-specific Systems, Architectures and Processors. 43\u201351."},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676755"},{"key":"e_1_3_3_2_32_2","first-page":"1","volume-title":"DATE","author":"Schl\u00e4gl Manfred","year":"2025","unstructured":"Manfred Schl\u00e4gl and Daniel Gro\u00dfe. 2025. Fast Interpreter-Based Instruction Set Simulation for Virtual Prototypes. In DATE. 1\u20137."},{"key":"e_1_3_3_2_33_2","volume-title":"OSDA","author":"Schl\u00e4gl Manfred","year":"2024","unstructured":"Manfred Schl\u00e4gl, Christoph Hazott, and Daniel Gro\u00dfe. 2024. RISC-V VP++: Next Generation Open-Source Virtual Prototype. In OSDA."},{"key":"e_1_3_3_2_34_2","first-page":"1","volume-title":"DATE","author":"Schl\u00e4gl Manfred","year":"2024","unstructured":"Manfred Schl\u00e4gl, Moritz Stockinger, and Daniel Gro\u00dfe. 2024. A RISC-V \u201cV\u201d VP: Unlocking Vector Processing for Evaluation at the System Level. In DATE. 1\u20136."},{"key":"e_1_3_3_2_35_2","volume-title":"USENIX Conference on Security Symposium","author":"Solt Flavien","year":"2024","unstructured":"Flavien Solt, Katharina Ceesay-Seitz, and Kaveh Razavi. 2024. Cascade: CPU fuzzing via intricate program generation. In USENIX Conference on Security Symposium. USA."},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"crossref","unstructured":"Chloe Tain Savita Patil and Hussain Al-Asaad. 2025. Survey of Verification of RISC-V Processors. JETTA 41 2 (May 2025) 111\u2013138.","DOI":"10.1007\/s10836-025-06169-3"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"crossref","unstructured":"Florian Zaruba and Luca Benini. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V Core in 22-nm FDSOI Technology. TVLSI 27 11 (Nov 2019) 2629\u20132640.","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:36:01Z","timestamp":1781793361000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815255"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":36,"alternative-id":["10.1145\/3787109.3815255","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815255","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}