{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:55:38Z","timestamp":1781794538104,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"National Natural Science Foundation of China","award":["62404021"],"award-info":[{"award-number":["62404021"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815270","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"285-291","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Structural Timing-Aware Circuit Partitioning with Feasibility Constraints for Multi-Chiplet Design"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-4019-8625","authenticated-orcid":false,"given":"Hengyuan","family":"Zhang","sequence":"first","affiliation":[{"name":"Beijing University of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8959-9604","authenticated-orcid":false,"given":"Kanglin","family":"Tian","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-7575-4503","authenticated-orcid":false,"given":"Zirui","family":"Li","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1581-3536","authenticated-orcid":false,"given":"Jianwang","family":"Zhai","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5812-4995","authenticated-orcid":false,"given":"Xiuli","family":"Fu","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0502-8523","authenticated-orcid":false,"given":"Kang","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Chen H.\u00a0Zhang et\u00a0al. \u201cCHASE: A Chiplet Architecture Simulation and Exploration Framework with Decoupled Multi-Fidelity Optimization \u201d in Proc.\u00a0ISPD 2026 pp. 153\u2013161.","DOI":"10.1145\/3764386.3779577"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Chen et\u00a0al. \u201cThe survey of 2.5 D integrated architecture: An EDA perspective \u201d in Proc.\u00a0ASPDAC 2025 pp. 285\u2013293.","DOI":"10.1145\/3658617.3703134"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Y.\u00a0Kim et\u00a0al. \u201cSignal and power integrity analysis in 2.5 D integrated circuits (ICs) with glass silicon and organic interposer \u201d in Proc.\u00a0ECTC 2015 pp. 738\u2013743.","DOI":"10.1109\/ECTC.2015.7159673"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Z.\u00a0Xie et\u00a0al. \u201cPreplacement net length and timing estimation by customized graph neural network \u201d IEEE TCAD vol.\u00a041 no.\u00a011 pp. 4667\u20134680 2022.","DOI":"10.1109\/TCAD.2022.3149977"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Z.\u00a0Guo et\u00a0al. \u201cA timing engine inspired graph neural network model for pre-routing slack prediction \u201d in Proc.\u00a0DAC 2022 pp. 1207\u20131212.","DOI":"10.1145\/3489517.3530597"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"G.\u00a0Karypis et\u00a0al. \u201cMultilevel hypergraph partitioning: Application in vlsi domain \u201d in Proc.\u00a0DAC 1997 pp. 526\u2013529.","DOI":"10.1145\/266021.266273"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"S.\u00a0Schlag et\u00a0al. \u201cHigh-quality hypergraph partitioning \u201d ACM Journal of Experimental Algorithmics vol.\u00a027 pp. 1\u201339 2023.","DOI":"10.1145\/3529090"},{"key":"e_1_3_3_1_9_2","unstructured":"M.\u00a0H. Khan et\u00a0al. \u201cVLSI hypergraph partitioning with deep learning \u201d arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2409.01387 2024."},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"I.\u00a0Bustany et\u00a0al. \u201cAn open-source constraints-driven general partitioning multi-tool for VLSI physical design \u201d in Proc.\u00a0ICCAD 2023 pp. 1\u20139.","DOI":"10.1109\/ICCAD57390.2023.10323975"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"K.\u00a0Chang and T.\u00a0Kim \u201cPre-route timing prediction and optimization with graph neural network models \u201d Integration vol.\u00a099 p. 102262 2024.","DOI":"10.1016\/j.vlsi.2024.102262"},{"key":"e_1_3_3_1_12_2","unstructured":"X.\u00a0He et\u00a0al. \u201cEfficient timing prediction and optimization using derivable gradient boosting machine model at placement stage \u201d ACM TODAES 2025."},{"key":"e_1_3_3_1_13_2","unstructured":"C.\u00a0Wolf et\u00a0al. \u201cYosys-a free verilog synthesis suite \u201d in Proceedings of the 21st Austrian Workshop on Microelectronics 2013 pp. 1\u20136."},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"W.\u00a0C. Elmore \u201cThe transient response of damped linear networks with particular regard to wideband amplifiers \u201d Journal of applied physics vol.\u00a019 no.\u00a01 pp. 55\u201363 1948.","DOI":"10.1063\/1.1697872"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"J.\u00a0Gu et\u00a0al. \u201cDREAMPlace 3.0: Multi-electrostatics based robust VLSI placement with region constraints \u201d in Proc.\u00a0ICCAD 2020 pp. 1\u20139.","DOI":"10.1145\/3400302.3415691"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"P.\u00a0Liao et\u00a0al. \u201cDREAMPlace 4.0: Timing-driven global placement with momentum-based net weighting \u201d in Proc.\u00a0DATE 2022 pp. 939\u2013944.","DOI":"10.23919\/DATE54114.2022.9774725"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"G.\u00a0Karypis et\u00a0al. \u201cMultilevel k-way hypergraph partitioning \u201d in Proc.\u00a0DAC 1999 pp. 343\u2013348.","DOI":"10.1145\/309847.309954"},{"key":"e_1_3_3_1_18_2","unstructured":"\u00dc.\u00a0V. \u00c7ataly\u00fcrek and C.\u00a0Aykanat \u201cPaToH: Partitioning Tool for Hypergraphs.\u201d 2011."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"Y.\u00a0Chen et\u00a0al. \u201cStronger Mixed-Size Placement Backbone Considering Second-Order Information \u201d in Proc.\u00a0ICCAD 2023 pp. 1\u20139.","DOI":"10.1109\/ICCAD57390.2023.10323700"},{"key":"e_1_3_3_1_20_2","unstructured":"\u201cOpenROAD-flow-script \u201d https:\/\/github.com\/The-OpenROAD-Project\/OpenROAD-flow-scripts 2023."},{"key":"e_1_3_3_1_21_2","unstructured":"\u201cChina Postgraduate IC Innovation Competition\u00b7EDA Elite Challenge Contest \u201d http:\/\/edachallenge.cn 2024."},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Z.\u00a0Li et\u00a0al. \u201cFTAFP: A Feedthrough-Aware Floorplanner for Hierarchical Design of Large-Scale SoCs \u201d in Proc.\u00a0ASPDAC 2025 pp. 886\u2013892.","DOI":"10.1145\/3658617.3697728"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:32:56Z","timestamp":1781793176000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815270"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":21,"alternative-id":["10.1145\/3787109.3815270","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815270","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}