{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:55:33Z","timestamp":1781794533397,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF 1936794, CCF-2324645, CCF-2311544, ECCS-2235385"],"award-info":[{"award-number":["CCF 1936794, CCF-2324645, CCF-2311544, ECCS-2235385"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815292","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"1006-1011","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Process Identification and PUF Design Using CMOS Inverter Nonlinearity: Demonstration via 45nm & 22nm CMOS"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-1558-4014","authenticated-orcid":false,"given":"Aakriti","family":"Barat","sequence":"first","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Ohio University, Athens, OH, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6010-1271","authenticated-orcid":false,"given":"Savas","family":"Kaya","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Ohio University, Athens, OH, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9472-4637","authenticated-orcid":false,"given":"Avinash","family":"Karanth","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Ohio University, Athens, OH, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-6496-6164","authenticated-orcid":false,"given":"Sunaim","family":"Abdullah","sequence":"additional","affiliation":[{"name":"Fresno State University, Fresno, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9794-2827","authenticated-orcid":false,"given":"Soumyasanta","family":"Laha","sequence":"additional","affiliation":[{"name":"Fresno State University, Fresno, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"Wasyihun\u00a0Sema Admass Yirga\u00a0Yayeh Munaye and Abebe\u00a0Abeshu Diro. 2024. Cyber security: State of the art challenges and future directions. Cyber Security and Applications 2 (2024) 100031.","DOI":"10.1016\/j.csa.2023.100031"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Sonia Akter Kasem Khalil and Magdy Bayoumi. 2023. A survey on hardware security: Current trends and challenges. IEEe Access 11 (2023) 77543\u201377565.","DOI":"10.1109\/ACCESS.2023.3288696"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Massimo Alioto. 2019. Trends in hardware security: From basics to ASICs. IEEE Solid-State Circuits Magazine 11 3 (2019) 56\u201374.","DOI":"10.1109\/MSSC.2019.2923503"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS53549.2025.11244562"},{"key":"e_1_3_3_1_6_2","unstructured":"Cadence Design Systems Inc.2019\u20132025. GPDK045: Generic 45nm Salicide Process Design Kit. Revision 6.0. Cadence documentation. Accessed: March 2026."},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Antonio Cerdeira Miguel\u00a0A Alem\u00e1n Magali Estrada and Denis Flandre. 2004. Integral function method for determination of nonlinear harmonic distortion. Solid-State Electronics 48 12 (2004) 2225\u20132234.","DOI":"10.1016\/j.sse.2004.06.001"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL.2002.1003294"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"Charles Herder Meng-Day Yu Farinaz Koushanfar and Srinivas Devadas. 2014. Physical unclonable functions and applications: A tutorial. Proc. IEEE 102 8 (2014) 1126\u20131141.","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Abhranil Maiti and Patrick Schaumont. 2011. Improved Ring Oscillator PUF: An FPGA-Friendly Secure Primitive. J. Cryptol. 24 2 (apr 2011) 375\u2013397. 10.1007\/s00145-010-9088-4","DOI":"10.1007\/s00145-010-9088-4"},{"key":"e_1_3_3_1_11_2","unstructured":"NCSU Electronic Design Automation (EDA) Group. 2007\u20132025. FreePDK45: 45nm Predictive Process Design Kit. https:\/\/eda.ncsu.edu\/freepdk\/freepdk45\/. North Carolina State University continuously updated. Accessed: March 2026."},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2016.049"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278484"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-64448-2"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Himanshu Thapliyal and Saraju\u00a0P Mohanty. 2021. Physical Unclonable Function (PUF)-Based Sustainable Cybersecurity. IEEE Consumer Electron. Mag. 10 4 (2021) 79\u201380.","DOI":"10.1109\/MCE.2021.3065857"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"Vivek Venugopalan and Cameron\u00a0D Patterson. 2018. Surveying the hardware trojan threat landscape for the internet-of-things. Journal of Hardware and Systems Security 2 2 (2018) 131\u2013141.","DOI":"10.1007\/s41635-018-0037-2"},{"key":"e_1_3_3_1_17_2","volume-title":"Distortion analysis of analog integrated circuits","author":"Wambacq Piet","year":"2013","unstructured":"Piet Wambacq and Willy\u00a0MC Sansen. 2013. Distortion analysis of analog integrated circuits. Vol.\u00a0451. Springer Science & Business Media."},{"key":"e_1_3_3_1_18_2","first-page":"132","volume-title":"Global Value Chain Development Report 2023","author":"Yeung Henry Wai-chung","year":"2023","unstructured":"Henry Wai-chung Yeung, Shaopeng Huang, and Yuqing Xing. 2023. From Fabless to Fabs Everywhere? Semiconductor Global Value Chains in Transition. In Global Value Chain Development Report 2023. World Trade Organization, Geneva, 132\u2013187. https:\/\/tinyurl.com\/47kbym5w"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:28:48Z","timestamp":1781792928000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815292"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":17,"alternative-id":["10.1145\/3787109.3815292","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815292","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}