{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:55:10Z","timestamp":1781794510126,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U24A20291"],"award-info":[{"award-number":["U24A20291"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815294","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"967-974","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["AsymVPU: A Scalable and Area-Efficient Vector Architecture via Intra-Lane Asymmetry and Hierarchical Co-Design"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-5662-3366","authenticated-orcid":false,"given":"Junzhe","family":"Jing","sequence":"first","affiliation":[{"name":"Research Center for Intelligent Computing Systems, SKLP, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-1061-9703","authenticated-orcid":false,"given":"Bowen","family":"Liu","sequence":"additional","affiliation":[{"name":"Research Center for Intelligent Computing Systems, SKLP, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0107-0196","authenticated-orcid":false,"given":"Feng","family":"Min","sequence":"additional","affiliation":[{"name":"Research Center for Intelligent Computing Systems, SKLP, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1636-5878","authenticated-orcid":false,"given":"Ying","family":"Wang","sequence":"additional","affiliation":[{"name":"Research Center for Intelligent Computing Systems, SKLP, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0904-6681","authenticated-orcid":false,"given":"Yinhe","family":"Han","sequence":"additional","affiliation":[{"name":"Research Center for Intelligent Computing Systems, SKLP, Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"Matheus Cavalcante Fabian Schuiki Florian Zaruba Michael Schaffner and Luca Benini. 2020. Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor With Multiprecision Floating-Point Support in 22-nm FD-SOI. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 2 (2020) 530\u2013543. 10.1109\/TVLSI.2019.2950087","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"e_1_3_3_1_3_2","first-page":"578","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"Chen Tianqi","year":"2018","unstructured":"Tianqi Chen, Thierry Moreau, Ziheng Jiang, Lianmin Zheng, Eddie Yan, Haichen Shen, Meghan Cowan, Leyuan Wang, Yuwei Hu, Luis Ceze, Carlos Guestrin, and Arvind Krishnamurthy. 2018. TVM: An Automated End-to-End Optimizing Compiler for Deep Learning. In 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18). USENIX Association, Carlsbad, CA, 578\u2013594. https:\/\/www.usenix.org\/conference\/osdi18\/presentation\/chen"},{"key":"e_1_3_3_1_4_2","volume-title":"Programming Massively Parallel Processors: A Hands-on Approach (3 ed.)","author":"Kirk David\u00a0B.","year":"2016","unstructured":"David\u00a0B. Kirk and Wen-mei\u00a0W. Hwu. 2016. Programming Massively Parallel Processors: A Hands-on Approach (3 ed.). Morgan Kaufmann."},{"key":"e_1_3_3_1_5_2","volume-title":"Hwacha: A Decoupled Vector-Fetch Architecture for Data-Parallel Computation","author":"Lee Yunsup","year":"2015","unstructured":"Yunsup Lee, Andrew Waterman, Rimas Avizienis, David\u00a0A. Patterson, and Krste Asanovi\u0107. 2015. Hwacha: A Decoupled Vector-Fetch Architecture for Data-Parallel Computation. Technical Report UCB\/EECS-2015-262. EECS Department, University of California, Berkeley."},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3725843.3756059"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.23919\/date64628.2025.10992880"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462176"},{"key":"e_1_3_3_1_9_2","unstructured":"RISC-V International. 2023. The RISC-V Vector Extension Version 1.0. RISC-V International Specification. Accessed: 2026-01-29."},{"key":"e_1_3_3_1_10_2","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC)","author":"Schuiki Fabian","year":"2022","unstructured":"Fabian Schuiki, Florian Zaruba, and Luca Benini. 2022. Spatz: A Modular, High-Performance and Energy-Efficient RISC-V Vector Processor for Multi-Core SoCs. In Proceedings of the 59th ACM\/IEEE Design Automation Conference (DAC)."}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:28:10Z","timestamp":1781792890000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815294"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":9,"alternative-id":["10.1145\/3787109.3815294","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815294","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}