{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:54:58Z","timestamp":1781794498727,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3815297","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"187-193","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["LTTL: A Low-Overhead and Triple-Node-Upset-Tolerant Latch Design for Aerospace Applications"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-4321-7782","authenticated-orcid":false,"given":"Zikang","family":"Ma","sequence":"first","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4694-5644","authenticated-orcid":false,"given":"Zhongyu","family":"Gao","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2676-6744","authenticated-orcid":false,"given":"Xing","family":"Guo","sequence":"additional","affiliation":[{"name":"Anhui University, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-0929-7184","authenticated-orcid":false,"given":"Qianhui","family":"Liu","sequence":"additional","affiliation":[{"name":"Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1738-740X","authenticated-orcid":false,"given":"Yi","family":"Man","sequence":"additional","affiliation":[{"name":"Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2539-7062","authenticated-orcid":false,"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[{"name":"Hefei University of Technology, Hefei, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2235-0920","authenticated-orcid":false,"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology, Fukuoka, Japan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_1_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3274632"},{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2018.8602841"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2015.7282145"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4374"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2776285"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2019.2925448"},{"key":"e_1_3_3_1_7_2","first-page":"1","article-title":"A High-Performance and High-Robustness Triple-Node-Upset Tolerant Latch Based on Redundant-Node Hardening","author":"Zhao Q.","year":"2025","unstructured":"Q. Zhao, Q. Liu, X. Zhang, et al, \u201cA High-Performance and High-Robustness Triple-Node-Upset Tolerant Latch Based on Redundant-Node Hardening,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1-11, early access, 2025.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.02.010"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2024.115417"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0099"},{"key":"e_1_3_3_1_11_2","first-page":"1","article-title":"HITTSFL: Design of a Cost-Effective HIS-Insensitive TNU-Tolerant and SET-Filtering Latch for Safety-Critical Applications","author":"Yan A.","year":"2020","unstructured":"A. Yan, X. Feng, X. Zhao, et al, \"HITTSFL: Design of a Cost-Effective HIS-Insensitive TNU-Tolerant and SET-Filtering Latch for Safety-Critical Applications,\" IEEE\/ACM Design Automation Conference, pp. 1-6, 2020.","journal-title":"IEEE\/ACM Design Automation Conference"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2024.3379962"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3511335"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3168082"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3149928"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2958109"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3328717"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2022.3216795"},{"key":"e_1_3_3_1_19_2","first-page":"1","article-title":"A Low-Cost and Triple-Node-Upset Self-Recoverable Latch Design With Low Soft Error Rate","author":"Hao L.","year":"2025","unstructured":"L. Hao, L. Tian, H. Wang, et al., \"A Low-Cost and Triple-Node-Upset Self-Recoverable Latch Design With Low Soft Error Rate,\" IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 1-10, early access, 2025.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2023.3344767"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2023.3316998"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3110135"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3426271"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3605516"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3467089"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2025.3612904"},{"key":"e_1_3_3_1_27_2","first-page":"5","article-title":"Evaluation and Test of Production Defects in Hardened Latches","volume":"105","author":"Ma R.","year":"2022","unstructured":"R. Ma, S. Holst, X. Wen,\u00a0et al, \"Evaluation and Test of Production Defects in Hardened Latches,\"\u00a0IEICE Transactions on Information and Systems, vol. E105-D, no.5, pp. 996-1009, 2022.","journal-title":"\u00a0IEICE Transactions on Information and Systems"},{"key":"e_1_3_3_1_28_2","first-page":"1","article-title":"SRBML: A Single-Event-Upset Recoverable and BTI-Mitigated Latch Design for Long-Term Reliability Enhancement","author":"Xia F.","year":"2024","unstructured":"F. Xia, J. Zhang, J. Ali, et al, \"SRBML: A Single-Event-Upset Recoverable and BTI-Mitigated Latch Design for Long-Term Reliability Enhancement,\"\u00a0IEEE International Test Conference in Asia, pp. 1-6, 2024.","journal-title":"\u00a0IEEE International Test Conference in Asia"},{"key":"e_1_3_3_1_29_2","first-page":"1","article-title":"SHRCO: Design of an SRAM with High Reliability and Cost Optimization for Safety-Critical Applications","author":"Chang Y.","year":"2024","unstructured":"Y. Chang, G. Liu, I. Ullah, et al, \"SHRCO: Design of an SRAM with High Reliability and Cost Optimization for Safety-Critical Applications,\"\u00a0IEEE International Test Conference in Asia, pp. 1-6, 2024.","journal-title":"\u00a0IEEE International Test Conference in Asia"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:27:18Z","timestamp":1781792838000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3815297"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":29,"alternative-id":["10.1145\/3787109.3815297","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3815297","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}