{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T05:02:01Z","timestamp":1785214921854,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3816376","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"194-199","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Agentic Hardware Synthesis with CDM Supergatesfor Efficient Design Generation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-4718-5300","authenticated-orcid":false,"given":"Srija","family":"Vuppala","sequence":"first","affiliation":[{"name":"ECE Dept., University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-0192-1066","authenticated-orcid":false,"given":"Yogeswar Reddy","family":"Thota","sequence":"additional","affiliation":[{"name":"ECE Dept., University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-2616-7370","authenticated-orcid":false,"given":"Mahathi","family":"Ellanti","sequence":"additional","affiliation":[{"name":"ECE Dept., University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6461-3956","authenticated-orcid":false,"given":"Harshith Navin","family":"Lachappa","sequence":"additional","affiliation":[{"name":"ECE Dept., University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4052-8075","authenticated-orcid":false,"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"ECE Dept., University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1724-3503","authenticated-orcid":false,"given":"Tooraj","family":"Nikoubin","sequence":"additional","affiliation":[{"name":"ECE Dept., University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","DOI":"10.1145\/3676536.3676679"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657356"},{"key":"e_1_3_3_1_4_2","unstructured":"Google. 2024. Gemini API. https:\/\/ai.google.dev\/."},{"key":"e_1_3_3_1_5_2","unstructured":"Google. 2024. Gemini Embedding Models. https:\/\/ai.google.dev\/gemini-api\/docs\/embeddings."},{"key":"e_1_3_3_1_6_2","unstructured":"Yun-Da Huang et\u00a0al. 2024. CVDP: A Collaborative Benchmark for AI-Assisted RTL Design from Natural Language. arXiv:2412.06122. https:\/\/arxiv.org\/abs\/2412.06122"},{"key":"e_1_3_3_1_7_2","volume-title":"Proc. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Liu Mingjie","year":"2023","unstructured":"Mingjie Liu, Nathaniel Pinckney, Brucek Khailany, and Haoxing Ren. 2023. VerilogEval: Evaluating Large Language Models for Verilog Code Generation. In Proc. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, Piscataway, NJ, USA, 1\u00a0pages. https:\/\/arxiv.org\/abs\/2309.07544"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","unstructured":"Shang Liu Wenji Fang Yao Lu Jing Wang Qijun Zhang Hongce Zhang and Zhiyao Xie. 2025. RTLCoder: Fully Open-Source and Efficient LLM-Assisted RTL Code Generation Technique. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems 44 4 (2025) 1448\u20131461. 10.1109\/TCAD.2024.3483089","DOI":"10.1109\/TCAD.2024.3483089"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473904"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3670474.3685964"},{"key":"e_1_3_3_1_11_2","unstructured":"Mahdi Nazemi Ghasem Pasandi and Massoud Pedram. 2018. NullaNet: Training Deep Neural Networks for Reduced-Memory-Access Inference. ArXiv abs\/1807.08716 (2018) 1\u00a0pages. https:\/\/api.semanticscholar.org\/CorpusID:49908147"},{"key":"e_1_3_3_1_12_2","unstructured":"ngspice project. 2024. ngspice: Open-source mixed-signal circuit simulator. https:\/\/ngspice.sourceforge.io\/."},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","unstructured":"Tooraj Nikoubin and Hareesh-Reddy Basireddy. 2019. Fast Area & Energy Efficient Supergate Design With Multi-Output & Multi-Functional CDM Cells. IEEE Access 7 (2019) 17312\u201317327. 10.1109\/ACCESS.2019.2893909","DOI":"10.1109\/ACCESS.2019.2893909"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","unstructured":"Preprints\u00a0Editorial Office. 2025. Survey and Benchmarking of Large Language Models for RTL Code Generation: Techniques and Open Challenges. Preprints 202509 1681 (2025) 1\u00a0pages. 10.20944\/preprints202509.1681.v1Preprint 202509.1681.","DOI":"10.20944\/preprints202509.1681.v1"},{"key":"e_1_3_3_1_15_2","unstructured":"OpenROAD Project. 2024. OpenSTA: Open-source static timing analyzer. https:\/\/github.com\/OpenROAD\/OpenSTA."},{"key":"e_1_3_3_1_16_2","unstructured":"Wilson Snyder et\u00a0al. 2024. Verilator: Fast free Verilog\/SystemVerilog simulator. https:\/\/www.veripool.org\/verilator\/."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","unstructured":"Shailja Thakur Baleegh Ahmad Hammond Pearce Benjamin Tan Brendan Dolan-Gavitt Ramesh Karri and Siddharth Garg. 2024. VeriGen: A Large Language Model for Verilog Code Generation. ACM Trans. Des. Autom. Electron. Syst. 29 3 Article 46 (April 2024) 31\u00a0pages. 10.1145\/3643681","DOI":"10.1145\/3643681"},{"key":"e_1_3_3_1_18_2","unstructured":"Shailja Thakur Jason Blocklove Hammond\u00a0A. Pearce Benjamin Tan Siddharth Garg and Ramesh Karri. 2023. AutoChip: Automating HDL Generation Using LLM Feedback. ArXiv abs\/2311.04887 (2023) 1\u00a0pages. https:\/\/api.semanticscholar.org\/CorpusID:265050808"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00014"},{"key":"e_1_3_3_1_20_2","unstructured":"Stephen Williams. 2024. Icarus Verilog. http:\/\/iverilog.icarus.com\/."},{"key":"e_1_3_3_1_21_2","unstructured":"Clifford Wolf et\u00a0al. 2024. Yosys Open SYnthesis Suite. https:\/\/yosyshq.readthedocs.io\/."},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473844"},{"key":"e_1_3_3_1_23_2","unstructured":"YosysHQ. 2024. SymbiYosys. https:\/\/symbiyosys.readthedocs.io\/."}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3787109.3816376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T04:50:47Z","timestamp":1785214247000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3816376"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":22,"alternative-id":["10.1145\/3787109.3816376","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3816376","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}