{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:54:39Z","timestamp":1781794479010,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T00:00:00Z","timestamp":1782086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,22]]},"DOI":"10.1145\/3787109.3816395","type":"proceedings-article","created":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:17:19Z","timestamp":1781792239000},"page":"576-582","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["HALO:A Typed Multi-View Graph Abstraction for RTL and Netlist Learning"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1745-0457","authenticated-orcid":false,"given":"Kevin Immanuel","family":"Gubbi","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-1536-2846","authenticated-orcid":false,"given":"Mohammadnavid","family":"Tarighat","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2375-2184","authenticated-orcid":false,"given":"Brinda","family":"Puri","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of California, Davis, Davis, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-5332-6700","authenticated-orcid":false,"given":"Mahdi","family":"Pirayesh Shirazi Nejad","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of California, Davis, Davis, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0626-9778","authenticated-orcid":false,"given":"Setareh","family":"Rafatirad","sequence":"additional","affiliation":[{"name":"Computer Science, University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8904-4699","authenticated-orcid":false,"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,22]]},"reference":[{"key":"e_1_3_3_1_2_2","volume-title":"International Conference on Learning Representations (ICLR)","author":"Brody Shaked","year":"2022","unstructured":"Shaked Brody, Uri Alon, and Eran Yahav. 2022. How Attentive Are Graph Attention Networks?. In International Conference on Learning Representations (ICLR)."},{"key":"e_1_3_3_1_3_2","unstructured":"CHIPS Alliance. 2026. Surelog: SystemVerilog 2017 Pre-processor Parser Elaborator. GitHub repository. https:\/\/github.com\/chipsalliance\/Surelog"},{"key":"e_1_3_3_1_4_2","unstructured":"CHIPS Alliance. 2026. Synlig: SystemVerilog Synthesis Tool (successor to the Yosys-UHDM Plugin). GitHub repository. https:\/\/github.com\/chipsalliance\/synlig"},{"key":"e_1_3_3_1_5_2","volume-title":"Workshop on Open-Source EDA Technology (WOSET)","author":"Dargelas Alain","year":"2020","unstructured":"Alain Dargelas et\u00a0al. 2020. Universal Hardware Data Model. In Workshop on Open-Source EDA Technology (WOSET)."},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133349"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v33i01.33013558"},{"key":"e_1_3_3_1_8_2","volume-title":"ICLR Workshop on Representation Learning on Graphs and Manifolds","author":"Fey Matthias","year":"2019","unstructured":"Matthias Fey and Jan\u00a0E. Lenssen. 2019. Fast Graph Representation Learning with PyTorch Geometric. In ICLR Workshop on Representation Learning on Graphs and Manifolds."},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774632"},{"key":"e_1_3_3_1_10_2","volume-title":"Advances in Neural Information Processing Systems (NeurIPS)","author":"Hamilton William\u00a0L.","year":"2017","unstructured":"William\u00a0L. Hamilton, Rex Ying, and Jure Leskovec. 2017. Inductive Representation Learning on Large Graphs. In Advances in Neural Information Processing Systems (NeurIPS)."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045559"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3366423.3380027"},{"key":"e_1_3_3_1_13_2","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Kahng Andrew\u00a0B.","year":"2020","unstructured":"Andrew\u00a0B. Kahng et\u00a0al. 2020. The OpenROAD project: Unleashing hardware innovation. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)."},{"key":"e_1_3_3_1_14_2","volume-title":"International Conference on Learning Representations (ICLR)","author":"Kipf Thomas\u00a0N.","year":"2017","unstructured":"Thomas\u00a0N. Kipf and Max Welling. 2017. Semi-Supervised Classification with Graph Convolutional Networks. In International Conference on Learning Representations (ICLR)."},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323741"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323611"},{"key":"e_1_3_3_1_17_2","unstructured":"lowRISC. 2026. Ibex RISC-V Core. GitHub repository. https:\/\/github.com\/lowRISC\/ibex"},{"key":"e_1_3_3_1_18_2","unstructured":"OpenTitan. 2026. Introduction. https:\/\/opentitan.org\/book\/ Open-source silicon root-of-trust project.."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415734"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93417-4_38"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","unstructured":"Bicky Shakya Tony He Hassan Salmani Domenic Forte Swarup Bhunia and Mark Tehranipoor. 2017. Benchmarking of Hardware Trojans and Maliciously Affected Circuits. Journal of Hardware and Systems Security 1 1 (2017) 85\u2013102. 10.1007\/s41635-017-0001-6","DOI":"10.1007\/s41635-017-0001-6"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323798"},{"key":"e_1_3_3_1_23_2","unstructured":"Trust-HUB. 2026. Hardware Security and Trust Benchmarks. https:\/\/trust-hub.org\/"},{"key":"e_1_3_3_1_24_2","volume-title":"Advances in Neural Information Processing Systems (NeurIPS)","author":"Vasudevan Shobha","year":"2021","unstructured":"Shobha Vasudevan, Wenjie Jiang, David Bieber, Rishabh Singh, Hamid Shojaei, C.\u00a0Richard Ho, and Charles Sutton. 2021. Learning Semantic Representations to Verify Hardware Designs. In Advances in Neural Information Processing Systems (NeurIPS)."},{"key":"e_1_3_3_1_25_2","volume-title":"International Conference on Learning Representations (ICLR)","author":"Veli\u010dkovi\u0107 Petar","year":"2018","unstructured":"Petar Veli\u010dkovi\u0107, Guillem Cucurull, Arantxa Casanova, Adriana Romero, Pietro Li\u00f2, and Yoshua Bengio. 2018. Graph Attention Networks. In International Conference on Learning Representations (ICLR)."},{"key":"e_1_3_3_1_26_2","unstructured":"Minjie Wang et\u00a0al. 2019. Deep Graph Library: A Graph-Centric Highly-Performant Package for Graph Neural Networks. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1909.01315 (2019)."},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247828"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702281"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218643"}],"event":{"name":"GLSVLSI '26: Great Lakes Symposium on VLSI 2026","location":"Canandaigua , NY , USA","acronym":"GLSVLSI '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA"]},"container-title":["Proceedings of the Great Lakes Symposium on VLSI 2026"],"original-title":[],"deposited":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T14:23:58Z","timestamp":1781792638000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787109.3816395"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,22]]},"references-count":28,"alternative-id":["10.1145\/3787109.3816395","10.1145\/3787109"],"URL":"https:\/\/doi.org\/10.1145\/3787109.3816395","relation":{},"subject":[],"published":{"date-parts":[[2026,6,22]]},"assertion":[{"value":"2026-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}