{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T21:06:01Z","timestamp":1775855161921,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","funder":[{"DOI":"10.13039\/100018709","name":"European Defence Fund","doi-asserted-by":"publisher","award":["101167870"],"award-info":[{"award-number":["101167870"]}],"id":[{"id":"10.13039\/100018709","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100010571","name":"Bundesministerium f\u00fcr Bildung, Wissenschaft, Forschung und Technologie","doi-asserted-by":"publisher","award":["16ME0934K"],"award-info":[{"award-number":["16ME0934K"]}],"id":[{"id":"10.13039\/501100010571","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,1,27]]},"DOI":"10.1145\/3787501.3787502","type":"proceedings-article","created":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T08:40:57Z","timestamp":1773650457000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["ARCADES: A RISC-V-Coupled Accelerator for Discrete Event Simulation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-1108-462X","authenticated-orcid":false,"given":"Nils","family":"Wilbert","sequence":"first","affiliation":[{"name":"University of W\u00fcrzburg, W\u00fcrzburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4234-6362","authenticated-orcid":false,"given":"Derek","family":"Christ","sequence":"additional","affiliation":[{"name":"University of W\u00fcrzburg, W\u00fcrzburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-6559-7337","authenticated-orcid":false,"given":"Timo","family":"Grundheber","sequence":"additional","affiliation":[{"name":"University of W\u00fcrzburg, W\u00fcrzburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0036-2143","authenticated-orcid":false,"given":"Matthias","family":"Jung","sequence":"additional","affiliation":[{"name":"University of W\u00fcrzburg, W\u00fcrzburg, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,16]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"2023. IEEE Standard for Standard SystemC\u00ae Language Reference Manual. IEEE Std 1666-2023 (Revision of IEEE Std 1666-2011) (2023) 1\u2013618. 10.1109\/IEEESTD.2023.10246125","DOI":"10.1109\/IEEESTD.2023.10246125"},{"key":"e_1_3_3_1_3_2","unstructured":"2025. RISC-V GNU Compiler Toolchain. https:\/\/github.com\/riscv-collab\/riscv-gnu-toolchain [Online; accessed 10. Nov. 2025]."},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/2438\/1\/012023"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","unstructured":"Suhail Basalama Atefeh Sohrabizadeh Jie Wang Licheng Guo and Jason Cong. 2023. FlexCNN: An End-to-end Framework for Composing CNN Accelerators on FPGA. ACM Trans. Reconfigurable Technol. Syst. 16 2 Article 23 (March 2023) 32\u00a0pages. 10.1145\/3570928","DOI":"10.1145\/3570928"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832227"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-46077-7_12"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","unstructured":"Enfang Cui Tianzheng Li and Qian Wei. 2023. RISC-V Instruction Set Architecture Extensions: A Survey. IEEE Access 11 (2023) 24696\u201324711. 10.1109\/ACCESS.2023.3246491","DOI":"10.1109\/ACCESS.2023.3246491"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3524053.3542747"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3587135.3591432"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-47487-4_7"},{"key":"e_1_3_3_1_13_2","volume-title":"Proceedings of the Second Workshop on Circuits and Systems Design-WCAS","author":"Duenha Liana","year":"2012","unstructured":"Liana Duenha, Rodolfo Azevedo, and RJ de Azevedo. 2012. Profiling High Level Abstraction Simulators of Multiprocessor Systems. In Proceedings of the Second Workshop on Circuits and Systems Design-WCAS."},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.5555\/2888619.2888624"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","unstructured":"John\u00a0L. Hennessy and David\u00a0A. Patterson. 2019. A new golden age for computer architecture. Commun. ACM 62 2 (Jan. 2019) 48\u201360. 10.1145\/3282307","DOI":"10.1145\/3282307"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","unstructured":"Vladimir Herdt and Rolf Drechsler. 2022. Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation verification and challenges. Science China Information Sciences 65 1 (2022) 110201. 10.1007\/s11432-020-3308-4","DOI":"10.1007\/s11432-020-3308-4"},{"key":"e_1_3_3_1_17_2","unstructured":"Advanced Micro\u00a0Devices Inc.2025. Zynq UltraScale+ MPSoC Data Sheet: Overview. https:\/\/docs.amd.com\/v\/u\/en-US\/ds891-zynq-ultrascale-plus-overview [Online; accessed 4. Nov. 2025]."},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","unstructured":"Amir Jalilvand Faeze\u00a0S. Banitaba S.\u00a0Newsha Estiri Sercan Aygun and M.\u00a0Hassan Najafi. 2025. Sorting it out in Hardware: A State-of-the-Art Survey. ACM Trans. Des. Autom. Electron. Syst. 30 4 Article 52 (June 2025) 31\u00a0pages. 10.1145\/3734797","DOI":"10.1145\/3734797"},{"key":"e_1_3_3_1_19_2","unstructured":"Matthias Jung. 2021. Discrete Event Simulation Kernel using C++20. https:\/\/github.com\/myzinsky\/des [Online; accessed 17. Oct. 2025]."},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431419"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"crossref","unstructured":"Osman\u00a0Volkan Karaca Kayhan\u00a0M \u0130mre and Ali\u00a0Ziya Alkar. 2023. Network accelerator for parallel discrete event simulations. The Journal of Supercomputing 79 16 (2023) 18728\u201318747.","DOI":"10.1007\/s11227-023-05365-2"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3626202.3637579"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1109\/IcETRAN66854.2025.11114230"},{"key":"e_1_3_3_1_24_2","unstructured":"Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Brad Beckmann Srikant Bharadwaj Gabe Black Gedare Bloom Bobby\u00a0R. Bruce Daniel\u00a0Rodrigues Carvalho Jeronimo Castrillon Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Carlos Escuin Marjan Fariborz Amin Farmahini-Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Anthony Gutierrez Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali\u00a0Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy\u00a0M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Miquel Moreto Tiago M\u00fcck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena\u00a0E. Olson Marc Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew\u00a0D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas William Wang Zhengrong Wang Norbert Wehn Christian Weis David\u00a0A. Wood Hongil Yoon and \u00c9der F.\u00a0Zulian. 2020. The gem5 Simulator: Version 20.0+. arxiv:https:\/\/arXiv.org\/abs\/2007.03152\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2007.03152"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","unstructured":"Ricardo Mej\u00eda-Guti\u00e9rrez and Ricardo Carvajal-Arango. 2017. Design verification through virtual prototyping techniques based on systems engineering. Research in Engineering Design 28 4 (2017) 477\u2013494. 10.1007\/s00163-016-0247-y","DOI":"10.1007\/s00163-016-0247-y"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"crossref","unstructured":"Jayadev Misra. 1986. Distributed discrete-event simulation. ACM Computing Surveys (CSUR) 18 1 (1986) 39\u201365.","DOI":"10.1145\/6462.6485"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","unstructured":"Sung-Whan Moon J. Rexford and K.G. Shin. 2000. Scalable hardware priority queue architectures for high-speed packet switches. IEEE Trans. Comput. 49 11 (2000) 1215\u20131227. 10.1109\/12.895938","DOI":"10.1109\/12.895938"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380693"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"publisher","unstructured":"Seyed\u00a0Kian Mousavikia Erfan Gholizadehazari Morteza Mousazadeh and Siddika Berna\u00a0Ors Yalcin. 2022. Instruction Set Extension of a RiscV Based SoC for Driver Drowsiness Detection. IEEE Access 10 (2022) 58151\u201358162. 10.1109\/ACCESS.2022.3177743","DOI":"10.1109\/ACCESS.2022.3177743"},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","unstructured":"Seyed-Esmaeil Moussavi Evren Sahin and Fouad Riane. 2024. A discrete event simulation model assessing the impact of using new packaging in an agri-food supply chain. International Journal of Systems Science: Operations & Logistics 11 1 (2024) 2305816. 10.1080\/23302674.2024.2305816","DOI":"10.1080\/23302674.2024.2305816"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD60849.2023.00070"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585479"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1145\/3064911.3064930"},{"key":"e_1_3_3_1_34_2","unstructured":"RISC-V International. 2025. The RISC-V Instruction Set Manual Volume I. https:\/\/docs.riscv.org\/reference\/isa\/_attachments\/riscv-unprivileged.pdf [Online; accessed 22. Oct. 2025]."},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/COINS54846.2022.9855006"},{"key":"e_1_3_3_1_36_2","doi-asserted-by":"publisher","unstructured":"Jan Sommer M.\u00a0Akif \u00d6zkan Oliver Keszocze and J\u00fcrgen Teich. 2022. Efficient Hardware Acceleration of Sparsely Active Convolutional Spiking Neural Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 41 11 (2022) 3767\u20133778. 10.1109\/TCAD.2022.3197512","DOI":"10.1109\/TCAD.2022.3197512"},{"key":"e_1_3_3_1_37_2","unstructured":"Yentl\u00a0Van Tendeloo and Hans Vangheluwe. 2018. An Introduction to Classic DEVS. arxiv:https:\/\/arXiv.org\/abs\/1701.07697\u00a0[cs.OH] https:\/\/arxiv.org\/abs\/1701.07697"},{"key":"e_1_3_3_1_38_2","unstructured":"Dillon\u00a0Wesley Todd. 2021. Tightly coupling the PicoRV32 RISC-V processor with custom logic accelerators via a generic interface. Master\u2019s thesis. Clemson University."},{"key":"e_1_3_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-43946-0_5"},{"key":"e_1_3_3_1_40_2","doi-asserted-by":"publisher","unstructured":"Jes\u00fas\u00a0Isaac V\u00e1zquez-Serrano Rodrigo\u00a0E. Peimbert-Garc\u00eda and Leopoldo\u00a0Eduardo C\u00e1rdenas-Barr\u00f3n. 2021. Discrete-Event Simulation Modeling in Healthcare: A Comprehensive Review. International Journal of Environmental Research and Public Health 18 22 (2021). 10.3390\/ijerph182212262","DOI":"10.3390\/ijerph182212262"},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"publisher","unstructured":"Jan\u00a0Henrik Weinstock Luis\u00a0Gabriel Murillo Rainer Leupers and Gerd Ascheid. 2016. Parallel SystemC Simulation for ESL Design. ACM Trans. Embed. Comput. Syst. 16 1 Article 27 (Oct. 2016) 25\u00a0pages. 10.1145\/2987374","DOI":"10.1145\/2987374"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"crossref","unstructured":"Jiahao Xie Yansong Zhou Muhammad Faizan Zewei Li Tianshu Li Yuhao Fu Xinjiang Wang and Lijun Zhang. 2024. Designing semiconductor materials and devices in the post-Moore era by tackling computational challenges with data-driven strategies. Nature Computational Science 4 5 (2024) 322\u2013333.","DOI":"10.1038\/s43588-024-00632-5"},{"key":"e_1_3_3_1_43_2","unstructured":"YosysHQ. 2024. PicoRV32 - A Size-Optimized RISC-V CPU. https:\/\/github.com\/YosysHQ\/picorv32 [Online; accessed 22. Oct. 2025]."},{"key":"e_1_3_3_1_44_2","doi-asserted-by":"publisher","unstructured":"Jialiang Zhang Yue Zha Nicholas Beckwith Bangya Liu and Jing Li. 2020. MEG: A RISCV-based System Emulation Infrastructure for Near-data Processing Using FPGAs and High-bandwidth Memory. ACM Trans. Reconfigurable Technol. Syst. 13 4 Article 19 (Sept. 2020) 24\u00a0pages. 10.1145\/3409114","DOI":"10.1145\/3409114"},{"key":"e_1_3_3_1_45_2","unstructured":"James Zhu. 2024. riscv-card. https:\/\/github.com\/jameslzhu\/riscv-card [Online; accessed 4. Nov. 2025]."}],"event":{"name":"RAPIDO '26: Rapid Simulation and Performance Evaluation for Design","location":"Krak\u00f3w Poland","acronym":"RAPIDO '26"},"container-title":["Proceedings of the Rapid Simulation and Performance Evaluation for Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3787501.3787502","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T20:23:22Z","timestamp":1775852602000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787501.3787502"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,27]]},"references-count":44,"alternative-id":["10.1145\/3787501.3787502","10.1145\/3787501"],"URL":"https:\/\/doi.org\/10.1145\/3787501.3787502","relation":{},"subject":[],"published":{"date-parts":[[2026,1,27]]},"assertion":[{"value":"2026-03-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}