{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T21:06:06Z","timestamp":1775855166222,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,1,27]]},"DOI":"10.1145\/3787501.3787503","type":"proceedings-article","created":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T08:40:57Z","timestamp":1773650457000},"page":"8-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Selective Triplication for Fault-Tolerant Systolic Array Processing Elements"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-9192-7697","authenticated-orcid":false,"given":"Wilfread","family":"Guillem\u00e9","sequence":"first","affiliation":[{"name":"Inria, Univ. Rennes, Lannion, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-1765-6129","authenticated-orcid":false,"given":"Ga\u00ebtan","family":"Lounes","sequence":"additional","affiliation":[{"name":"Univ. Rennes, CNRS, IRISA, Lannion, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9293-469X","authenticated-orcid":false,"given":"Angeliki","family":"Kritikakou","sequence":"additional","affiliation":[{"name":"Univ Rennes, CNRS, Inria, IRISA, Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-9223-7759","authenticated-orcid":false,"given":"Youri","family":"Helen","sequence":"additional","affiliation":[{"name":"DGA MI, Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6909-2228","authenticated-orcid":false,"given":"Robin","family":"Gerzaguet","sequence":"additional","affiliation":[{"name":"IRISA, Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4008-749X","authenticated-orcid":false,"given":"Matthieu","family":"Gautier","sequence":"additional","affiliation":[{"name":"Univ Rennes, CNRS, IRISA, Rennes, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8504-6340","authenticated-orcid":false,"given":"C\u00e9dric","family":"Killian","sequence":"additional","affiliation":[{"name":"Universit\u00e9 Jean Monnet Saint-Etienne, CNRS, Institut d\u2019Optique Graduate School, Laboratoire Hubert Curien UMR 5516, Saint-Etienne, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3414-9084","authenticated-orcid":false,"given":"Daniel","family":"Chillet","sequence":"additional","affiliation":[{"name":"Univ Rennes, CNRS, Inria, IRISA, Lannion, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,16]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"Vitor\u00a0AP Aguiar Saulo\u00a0G Alberton and Matheus\u00a0S Pereira. 2025. Radiation-Induced Effects on Semiconductor Devices: A Brief Review on Single-Event Effects Their Dynamics and Reliability Impacts. Chips 4 1 (2025) 12.","DOI":"10.3390\/chips4010012"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Natalia Cherezova Artur Jutman and Maksim Jenihhin. 2025. FORTALESA: Fault-Tolerant Reconfigurable Systolic Array for DNN Inference. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2503.04426 (2025).","DOI":"10.1016\/j.micpro.2025.105222"},{"key":"e_1_3_3_1_5_2","unstructured":"CIRCT Developers. 2021. CIRCT: Circuit Intermediate Representation for Compilers and Tools. https:\/\/circt.llvm.org\/."},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Kuang-Hua Huang and Jacob\u00a0A Abraham. 1984. Algorithm-based fault tolerance for matrix operations. IEEE transactions on computers 100 6 (1984) 518\u2013528.","DOI":"10.1109\/TC.1984.1676475"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.229"},{"key":"e_1_3_3_1_9_2","first-page":"256","volume-title":"Sparse Matrix Proceedings 1978","volume":"1","author":"Kung Hsiang\u00a0Tsung","year":"1979","unstructured":"Hsiang\u00a0Tsung Kung and Charles\u00a0E Leiserson. 1979. Systolic arrays (for VLSI). In Sparse Matrix Proceedings 1978, Vol.\u00a01. Society for industrial and applied mathematics Philadelphia, PA, USA, 256\u2013282."},{"key":"e_1_3_3_1_10_2","volume-title":"LLVM and Clang: Next Generation Compiler Technology","author":"Lattner Chris","year":"2008","unstructured":"Chris Lattner. 2008. LLVM and Clang: Next Generation Compiler Technology. Vol.\u00a05."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Fabiano Libano Paolo Rech and John Brunhaver. 2023. Efficient error detection for matrix multiplication with systolic arrays on FPGAs. IEEE Trans. Comput. 72 8 (2023) 2390\u20132403.","DOI":"10.1109\/TC.2023.3248282"},{"key":"e_1_3_3_1_15_2","unstructured":"Martin Erhart Fabian Schuiki Zachary Yedidia Bea Healy Tobias Grosser. 2022. Arcilator Simulator: Fast and cycle-accurate hardware simulation in CIRCT. https:\/\/github.com\/llvm\/circt."},{"key":"e_1_3_3_1_16_2","unstructured":"Wilson Snyder and Verilator Contributors. 2003. Verilator Simulator. https:\/\/github.com\/verilator\/verilator."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Rui Xu Sheng Ma Yang Guo and Dongsheng Li. 2023. A survey of design and optimization for systolic array-based DNN accelerators. Comput. Surveys 56 1 (2023) 1\u201337.","DOI":"10.1145\/3604802"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD56317.2022.00086"}],"event":{"name":"RAPIDO '26: Rapid Simulation and Performance Evaluation for Design","location":"Krak\u00f3w Poland","acronym":"RAPIDO '26"},"container-title":["Proceedings of the Rapid Simulation and Performance Evaluation for Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3787501.3787503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T20:23:23Z","timestamp":1775852603000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787501.3787503"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,27]]},"references-count":17,"alternative-id":["10.1145\/3787501.3787503","10.1145\/3787501"],"URL":"https:\/\/doi.org\/10.1145\/3787501.3787503","relation":{},"subject":[],"published":{"date-parts":[[2026,1,27]]},"assertion":[{"value":"2026-03-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}