{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T21:05:55Z","timestamp":1775855155883,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,1,27]]},"DOI":"10.1145\/3787501.3787504","type":"proceedings-article","created":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T08:40:57Z","timestamp":1773650457000},"page":"14-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Scalable Decode Caching in Multi-Core Instruction Set Simulators"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7568-3705","authenticated-orcid":false,"given":"Martin","family":"Kristien","sequence":"first","affiliation":[{"name":"Synopsys, Leicester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1219-8523","authenticated-orcid":false,"given":"Bj\u00f6rn","family":"Franke","sequence":"additional","affiliation":[{"name":"School of Informatics, The University of Edinburgh, Edinburgh, Scotland, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6310-0602","authenticated-orcid":false,"given":"Nigel","family":"Topham","sequence":"additional","affiliation":[{"name":"School of Informatics, The University of Edinburgh, Edinburgh, Scotland, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5723-7811","authenticated-orcid":false,"given":"Igor","family":"B\u00f6hm","sequence":"additional","affiliation":[{"name":"Synopsys, Freistadt, Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-8676-346X","authenticated-orcid":false,"given":"Harry","family":"Wagstaff","sequence":"additional","affiliation":[{"name":"Synopsys, Edinburgh, Scotland, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7662-3146","authenticated-orcid":false,"given":"Tom","family":"Spink","sequence":"additional","affiliation":[{"name":"School of Computer Science, University of St Andrews, St. Andrews, Scotland, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2026,3,16]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"[n. d.]. OpenRISC 1000 Instruction Set Simulator (or1kiss). https:\/\/github.com\/janweinstock\/or1kiss."},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.26"},{"key":"e_1_3_3_1_4_2","volume-title":"Proceedings of the Sixth Conference on Electrical Engineering (CIE00)","author":"Balderas-Contreras Tom\u00e1s","year":"2000","unstructured":"Tom\u00e1s Balderas-Contreras. 2000. Interpretive and Non-interpretive Techniques for Instruction-Set Simulation. In Proceedings of the Sixth Conference on Electrical Engineering (CIE00)."},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/223587.223589"},{"key":"e_1_3_3_1_6_2","first-page":"46","volume-title":"USENIX annual technical conference, FREENIX Track","author":"Bellard Fabrice","year":"2005","unstructured":"Fabrice Bellard. 2005. QEMU, a fast and portable dynamic translator.. In USENIX annual technical conference, FREENIX Track, Vol.\u00a041. Califor-nia, USA, 46."},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","unstructured":"G. Braun A. Nohl A. Hoffmann O. Schliebusch R. Leupers and H. Meyr. 2004. A universal technique for fast and flexible instruction-set architecture simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 23 12 (2004) 1625\u20131639. 10.1109\/TCAD.2004.836734","DOI":"10.1109\/TCAD.2004.836734"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2009.104"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.5555\/563801.563805"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","unstructured":"Stefan Farfeleder Andreas Krall and Nigel Horspool. 2007. Ultra fast cycle-accurate compiled emulation of inorder pipelined architectures. Journal of Systems Architecture 53 8 (2007) 501\u2013510. 10.1016\/j.sysarc.2006.11.003Architectures Modeling and Simulation for Embedded Processors.","DOI":"10.1016\/j.sysarc.2006.11.003"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1995.486217"},{"key":"e_1_3_3_1_13_2","unstructured":"Daniel Jones. 2010. High speed simulation of microprocessor systems using LTU dynamic binary translation."},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_6"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","unstructured":"Rola Kassem Mika\u00ecl Briday Jean-Luc B\u00eachennec Yvon Trinquet and Guillaume Savaton. 2010. Instruction Set Simulator Generation Using HARMLESS a New Hardware Architecture Description Language. ICST. 10.4108\/ICST.SIMUTOOLS2009.5643","DOI":"10.4108\/ICST.SIMUTOOLS2009.5643"},{"key":"e_1_3_3_1_16_2","unstructured":"Taj\u00a0Muhammad Khan. 2011. Processor design-space exploration through fast simulation. (Exploration de l\u2019espace de conception de processeurs via simulation acc\u00e9l\u00e9r\u00e9e). Ph.\u00a0D. Dissertation. University of Paris-Sud Orsay France. https:\/\/tel.archives-ouvertes.fr\/tel-00691175"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2008.73"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/268437.268745"},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3130265.3138858"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944649"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776026"},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176426"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"crossref","unstructured":"Steven\u00a0Cameron Woo Moriyoshi Ohara Evan Torrie Jaswinder\u00a0Pal Singh and Anoop Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. ACM SIGARCH computer architecture news 23 2 (1995) 24\u201336.","DOI":"10.1145\/225830.223990"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1049\/cp.2012.1433"}],"event":{"name":"RAPIDO '26: Rapid Simulation and Performance Evaluation for Design","location":"Krak\u00f3w Poland","acronym":"RAPIDO '26"},"container-title":["Proceedings of the Rapid Simulation and Performance Evaluation for Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3787501.3787504","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T20:23:15Z","timestamp":1775852595000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3787501.3787504"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,27]]},"references-count":23,"alternative-id":["10.1145\/3787501.3787504","10.1145\/3787501"],"URL":"https:\/\/doi.org\/10.1145\/3787501.3787504","relation":{},"subject":[],"published":{"date-parts":[[2026,1,27]]},"assertion":[{"value":"2026-03-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}