{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T17:07:17Z","timestamp":1784653637211,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,4,12]],"date-time":"2026-04-12T00:00:00Z","timestamp":1775952000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,4,12]]},"DOI":"10.1145\/3793655.3793710","type":"proceedings-article","created":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T16:04:46Z","timestamp":1784649886000},"page":"254-258","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["VHDL-Instruct: Training Open Dataset for LLMs Benchmarking and HDL Code Generation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-3436-9752","authenticated-orcid":false,"given":"Patrik","family":"Drazic","sequence":"first","affiliation":[{"name":"University of Southern Denmark, S\u00f8nderborg, Denmark"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0363-8862","authenticated-orcid":false,"given":"Benaoumeur","family":"Senouci","sequence":"additional","affiliation":[{"name":"University of Southern Denmark, S\u00f8nderborg, Denmark"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8805-1130","authenticated-orcid":false,"given":"Boualem","family":"Benatallah","sequence":"additional","affiliation":[{"name":"Dublin City University, Dublin, Ireland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,7,21]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"publisher","unstructured":"Ruizhe Zhong Xingbo Du et\u00a0al. 2023. LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation. 10.48550\/arXiv.2401.12224arXiv:https:\/\/arXiv.org\/abs\/2401.12224 [cs].","DOI":"10.48550\/arXiv.2401.12224"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","unstructured":"Shailja Thakur Baleegh Ahmad et\u00a0al. 2023. VeriGen: A Large Language Model for Verilog Code Generation. 10.48550\/arXiv.2308.00708arXiv:https:\/\/arXiv.org\/abs\/2308.00708 [cs].","DOI":"10.48550\/arXiv.2308.00708"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","unstructured":"Zhuolun He Haoyuan Wu et\u00a0al. 2024. ChatEDA: A Large Language Model Powered Autonomous Agent for EDA. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43 10 (Oct. 2024) 3184\u20133197. 10.1109\/TCAD.2024.3383347arXiv:https:\/\/arXiv.org\/abs\/2308.10204 [cs].","DOI":"10.1109\/TCAD.2024.3383347"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691683"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","unstructured":"Jason Blocklove Shailja Thakur et\u00a0al. 2025. Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback. 10.48550\/arXiv.2411.11856arXiv:https:\/\/arXiv.org\/abs\/2411.11856 [cs].","DOI":"10.48550\/arXiv.2411.11856"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","unstructured":"Yao Lu Shang Liu et\u00a0al. 2023. RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model. 10.48550\/arXiv.2308.05345arXiv:https:\/\/arXiv.org\/abs\/2308.05345 [cs].","DOI":"10.48550\/arXiv.2308.05345"},{"key":"e_1_3_3_2_8_2","unstructured":"Jonas\u00a0Julian Jensen. 2022. Should I learn VHDL if Verilog is becoming more popular?https:\/\/vhdlwhiz.com\/should-i-learn-vhdl-if-verilog-is-becoming-more-popular\/"},{"key":"e_1_3_3_2_9_2","unstructured":"Cliffc Says. 2022. Part 6: The 2022 Wilson Research Group Functional Verification Study - Verification Horizons. https:\/\/blogs.sw.siemens.com\/verificationhorizons\/2022\/11\/21\/part-6-the-2022-wilson-research-group-functional-verification-study\/ Section: News."},{"key":"e_1_3_3_2_10_2","unstructured":"Muhammad Sufyan. 2024. Verilog vs VHDL: A Comprehensive Comparison. https:\/\/www.wevolver.com\/article\/verilog-vs-vhdl-a-comprehensive-comparison"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","unstructured":"Shailja Thakur Baleegh Ahmad et\u00a0al. 2022. Benchmarking Large Language Models for Automated Verilog RTL Code Generation. 10.48550\/arXiv.2212.11140arXiv:https:\/\/arXiv.org\/abs\/2212.11140 [cs].","DOI":"10.48550\/arXiv.2212.11140"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"publisher","unstructured":"Mingjie Liu Nathaniel Pinckney et\u00a0al. 2023. VerilogEval: Evaluating Large Language Models for Verilog Code Generation. 10.48550\/arXiv.2309.07544arXiv:https:\/\/arXiv.org\/abs\/2309.07544 [cs].","DOI":"10.48550\/arXiv.2309.07544"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","unstructured":"Shang Liu Wenji Fang et\u00a0al. 2025. RTLCoder: Fully Open-Source and Efficient LLM-Assisted RTL Code Generation Technique. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 44 4 (April 2025) 1448\u20131461. 10.1109\/TCAD.2024.3483089","DOI":"10.1109\/TCAD.2024.3483089"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691836"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","unstructured":"Nathaniel Pinckney Christopher Batten et\u00a0al. 2025. Revisiting VerilogEval: A Year of Improvements in Large-Language Models for Hardware Code Generation. 10.48550\/arXiv.2408.11053arXiv:https:\/\/arXiv.org\/abs\/2408.11053 [cs].","DOI":"10.48550\/arXiv.2408.11053"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","unstructured":"OpenAI Josh Achiam et\u00a0al. 2024. GPT-4 Technical Report. 10.48550\/arXiv.2303.08774arXiv:https:\/\/arXiv.org\/abs\/2303.08774 [cs].","DOI":"10.48550\/arXiv.2303.08774"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","unstructured":"Aaron Grattafiori Abhimanyu Dubey et\u00a0al. 2024. The Llama 3 Herd of Models. 10.48550\/arXiv.2407.21783arXiv:https:\/\/arXiv.org\/abs\/2407.21783 [cs].","DOI":"10.48550\/arXiv.2407.21783"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","unstructured":"Nathaniel Pinckney Chenhui Deng et\u00a0al. 2025. Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification. 10.48550\/arXiv.2506.14074arXiv:https:\/\/arXiv.org\/abs\/2506.14074 [cs].","DOI":"10.48550\/arXiv.2506.14074"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","unstructured":"Paul\u00a0E. Calzada Zahin Ibnat et\u00a0al. 2025. VerilogDB: The Largest Highest-Quality Dataset with a Preprocessing Framework for LLM-based RTL Generation. 10.48550\/arXiv.2507.13369arXiv:https:\/\/arXiv.org\/abs\/2507.13369 [cs].","DOI":"10.48550\/arXiv.2507.13369"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC63849.2025.11133406"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"publisher","unstructured":"Charles Hong Brendan Roberts et\u00a0al. 2025. hdl2v: A Code Translation Dataset for Enhanced LLM Verilog Generation. 10.48550\/arXiv.2506.04544arXiv:https:\/\/arXiv.org\/abs\/2506.04544 [cs].","DOI":"10.48550\/arXiv.2506.04544"},{"key":"e_1_3_3_2_22_2","unstructured":"Stephen Williams. 2025. steveicarus\/iverilog. https:\/\/github.com\/steveicarus\/iverilog original-date: 2008-05-12T16:57:52Z."},{"key":"e_1_3_3_2_23_2","unstructured":"2025. ghdl\/ghdl. https:\/\/github.com\/ghdl\/ghdl original-date: 2015-11-18T18:39:53Z."},{"key":"e_1_3_3_2_24_2","unstructured":"Jeremiah Leary. 2025. jeremiah-c-leary\/vhdl-style-guide. https:\/\/github.com\/jeremiah-c-leary\/vhdl-style-guide original-date: 2017-07-03T18:24:43Z."},{"key":"e_1_3_3_2_25_2","unstructured":"[n. d.]. Gemini API. https:\/\/ai.google.dev\/gemini-api\/docs"},{"key":"e_1_3_3_2_26_2","unstructured":"Qingxiu Dong Lei Li et\u00a0al. 2024. A Survey on In-context Learning. arxiv:https:\/\/arXiv.org\/abs\/2301.00234\u00a0[cs.CL] https:\/\/arxiv.org\/abs\/2301.00234"}],"event":{"name":"FORGE '26: IEEE\/ACM Third International Conference on AI Foundation Models and Software Engineering","location":"Rio de Janeiro , Brazil","acronym":"FORGE '26","sponsor":["SIGSOFT ACM Special Interest Group on Software Engineering"]},"container-title":["Proceedings of the 2026 IEEE\/ACM Third International Conference on AI Foundation Models and Software Engineering"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3793655.3793710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T16:49:39Z","timestamp":1784652579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3793655.3793710"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,12]]},"references-count":25,"alternative-id":["10.1145\/3793655.3793710","10.1145\/3793655"],"URL":"https:\/\/doi.org\/10.1145\/3793655.3793710","relation":{},"subject":[],"published":{"date-parts":[[2026,4,12]]},"assertion":[{"value":"2026-07-21","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}