{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T02:00:30Z","timestamp":1782352830106,"version":"3.54.5"},"reference-count":39,"publisher":"Association for Computing Machinery (ACM)","issue":"5","funder":[{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"crossref","award":["2021ZD0114701"],"award-info":[{"award-number":["2021ZD0114701"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"crossref"}]},{"name":"State Key Laboratory of Integrated Chips and Systems"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2026,9,30]]},"abstract":"<jats:p>Physical dataflow, which defines the detailed connections among cells and macros, is a critical yet underexplored factor in automatic macro placement. It becomes increasingly important for enabling intelligent design automation to minimize manual intervention and reduce design iterations. Existing macro or mixed-size placers with dataflow awareness primarily focus on intrinsic relationships among macros, overlooking the crucial influence of standard cell clusters on macro placement. To address this, we propose DARE, which extracts hidden connections between macros and standard cells and incorporates a series of algorithms to enrich dataflow awareness, integrating them into placement constraints for improved macro placement. To further optimize placement results, we introduce two fine-tuning steps: (1) congestion optimization by taking macro area into consideration, and (2) flipping decisions to determine the optimal macro orientation based on the extracted dataflow information. By integrating enhanced dataflow awareness into placement constraints and applying these fine-tuning steps, the proposed approach achieves an average 7.9% improvement in half-perimeter wirelength (HPWL) across multiple widely used benchmark designs compared to a state-of-the-art dataflow-aware macro placer. Additionally, it significantly improves congestion, reducing overflow by an average of 82.5%, and achieves improvements of 36.97% in Worst Negative Slack (WNS) and 59.44% in Total Negative Slack (TNS). The approach also maintains efficient runtime throughout the entire placement, incurring less than a 1.5% runtime overhead. These results show that the proposed dataflow-driven methodology, combined with the fine-tuning steps, provides an effective foundation for macro placement within the OpenROAD flow and can be further extended to other design flows in the future to enhance placement quality.<\/jats:p>","DOI":"10.1145\/3795530","type":"journal-article","created":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T20:59:21Z","timestamp":1769720361000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["DARE: Enriching Physical Dataflow Awareness for Macro Placement Optimization"],"prefix":"10.1145","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-3088-8229","authenticated-orcid":false,"given":"Xiaotian","family":"Zhao","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6047-0761","authenticated-orcid":false,"given":"Zixuan","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6186-5601","authenticated-orcid":false,"given":"Yichen","family":"Cai","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-6756-380X","authenticated-orcid":false,"given":"Jiayin","family":"Chen","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6877-3937","authenticated-orcid":false,"given":"Yushan","family":"Pan","sequence":"additional","affiliation":[{"name":"Xi'an Jiaotong-Liverpool University","place":["Suzhou, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2374-3953","authenticated-orcid":false,"given":"Xinfei","family":"Guo","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,4,9]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"2009. Nangate 45nm Library. Retrieved June 7 2024 from https:\/\/github.com\/mflowgen\/freepdk-45nm"},{"key":"e_1_3_1_3_2","unstructured":"2019. OpenROAD-flow-script. Retrieved July 10 2025 from https:\/\/github.com\/The-OpenROAD-Project\/OpenROAD-flow-scripts"},{"key":"e_1_3_1_4_2","unstructured":"2022. TILOS Macro Placement Benchmark. Retrieved June 10 2025 from https:\/\/github.com\/TILOS-AI-Institute\/MacroPlacement\/tree\/main\/Testcases"},{"key":"e_1_3_1_5_2","unstructured":"2019. Triton Macro Placer (TMP). Retrieved June 10 2025 from https:\/\/github.com\/The-OpenROAD-Project\/TritonMacroPlace"},{"key":"e_1_3_1_6_2","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1145\/3569052.3578923","volume-title":"Proceedings of the 2023 International Symposium on Physical Design","author":"Agnesina Anthony","year":"2023","unstructured":"Anthony Agnesina, Puranjay Rajvanshi, Tian Yang, Geraldo Pradipta, Austin Jiao, Ben Keller, Brucek Khailany, and Haoxing Ren. 2023. AutoDMP: Automated DREAMPlace-based macro placement. In Proceedings of the 2023 International Symposium on Physical Design. 149\u2013157."},{"key":"e_1_3_1_7_2","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1145\/1055137.1055179","volume-title":"Proceedings of the 2005 International Symposium on Physical Design","author":"Alpert Charles","year":"2005","unstructured":"Charles Alpert, Andrew Kahng, Gi-Joon Nam, Sherief Reda, and Paul Villarrubia. 2005. A semi-persistent clustering technique for VLSI circuit placement. In Proceedings of the 2005 International Symposium on Physical Design. 200\u2013207."},{"key":"e_1_3_1_8_2","unstructured":"Cadence. 2020. Innovus Mixed Placer. Retrieved June 1 2025 from https:\/\/community.cadence.com\/cadence_blogs_8\/b\/breakfast-bytes\/posts\/innovus-mixed-placer"},{"key":"e_1_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681577"},{"key":"e_1_3_1_10_2","first-page":"447","volume-title":"Proceedings of the 44th Annual Design Automation Conference","author":"Chen Tung-Chieh","year":"2007","unstructured":"Tung-Chieh Chen, Ping-Hung Yuh, Yao-Wen Chang, Fwu-Juh Huang, and Denny Liu. 2007. MP-trees: A packing-based macro placement algorithm for mixed-size designs. In Proceedings of the 44th Annual Design Automation Conference. 447\u2013452."},{"key":"e_1_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323700"},{"key":"e_1_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593206"},{"key":"e_1_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859220"},{"key":"e_1_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Chung-Kuan Cheng Andrew B. Kahng Sayak Kundu Yucheng Wang and Zhiang Wang. 2023. Assessment of reinforcement learning for macro placement. In Proceedings of the 2023 International Symposium on Physical Design. 158\u2013166.","DOI":"10.1145\/3569052.3578926"},{"key":"e_1_3_1_15_2","unstructured":"Ruoyu Cheng and Junchi Yan. 2021. On joint learning for solving placement and routing in chip design. Advances in Neural Information Processing Systems 34 (2021) 16508\u201316519."},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2018.8394712"},{"key":"e_1_3_1_17_2","doi-asserted-by":"crossref","first-page":"172","DOI":"10.1109\/ASPDAC.2016.7428007","volume-title":"Proceedings of the 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"Chiou Chien-Hsiung","year":"2016","unstructured":"Chien-Hsiung Chiou, Chin-Hao Chang, Szu-To Chen, and Yao-Wen Chang. 2016. Circular-contour-based obstacle-aware macro placement. In Proceedings of the 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 172\u2013177."},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488921"},{"key":"e_1_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3655991"},{"key":"e_1_3_1_20_2","volume-title":"Proc. GOMAC","author":"Kahng Andrew B.","year":"2021","unstructured":"Andrew B. Kahng and Tom Spyrou. 2021. The OpenROAD project: Unleashing hardware innovation. In Proc. GOMAC."},{"key":"e_1_3_1_21_2","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/3505170.3506731","volume-title":"Proceedings of the 2022 International Symposium on Physical Design","author":"Kahng Andrew B.","year":"2022","unstructured":"Andrew B. Kahng, Ravi Varadarajan, and Zhiang Wang. 2022. RTL-MP: Toward practical, human-quality chip planning and macro placement. In Proceedings of the 2022 International Symposium on Physical Design. 3\u201311."},{"key":"e_1_3_1_22_2","doi-asserted-by":"crossref","unstructured":"Andrew B. Kahng Ravi Varadarajan and Zhiang Wang. 2023. Hier-RTLMP: A hierarchical automatic macro placer for large-scale complex IP blocks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43 5 (2023) 1552\u20131565.","DOI":"10.1109\/TCAD.2023.3346284"},{"key":"e_1_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"e_1_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3057921"},{"key":"e_1_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3003843"},{"key":"e_1_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473959"},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530484"},{"key":"e_1_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593133"},{"key":"e_1_3_1_29_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391263"},{"key":"e_1_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147190"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03544-w"},{"key":"e_1_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"e_1_3_1_33_2","unstructured":"Changyong Oh Roberto Bondesan Dana Kianfar Rehan Ahmed Rishubh Khurana Payal Agarwal Romain Lepert Mysore Sriram and Max Welling. 2022. Bayesian optimization for macro placement. arXiv:2207.08398. Retrieved from https:\/\/arxiv.org\/abs\/2207.08398"},{"key":"e_1_3_1_34_2","unstructured":"Dhruv Vashisht Harshit Rampal Haiguang Liao Yang Lu Devika Shanbhag Elias Fallon and Levent Burak Kara. 2020. Placement in integrated circuits using cyclic reinforcement learning and simulated annealing. arXiv:2011.07577. Retrieved from http:\/\/arxiv.org\/abs\/2011.07577"},{"key":"e_1_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714812"},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3047724"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228497"},{"key":"e_1_3_1_38_2","unstructured":"Clifford Wolf. 2016. Yosys open synthesis suite. Retrieved April 20 2025 from https:\/\/github.com\/YosysHQ\/yosys"},{"key":"e_1_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896484"},{"key":"e_1_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546560"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3795530","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T11:56:42Z","timestamp":1775735802000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3795530"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,9]]},"references-count":39,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2026,9,30]]}},"alternative-id":["10.1145\/3795530"],"URL":"https:\/\/doi.org\/10.1145\/3795530","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4,9]]},"assertion":[{"value":"2025-06-27","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-01-24","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-04-09","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}