{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T13:43:43Z","timestamp":1782999823579,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T00:00:00Z","timestamp":1783209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Innovation Project of Institute of Computing Technology, Chinese Academy of Sciences","award":["E461100"],"award-info":[{"award-number":["E461100"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,7,6]]},"DOI":"10.1145\/3797905.3807854","type":"proceedings-article","created":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T11:50:37Z","timestamp":1782993037000},"page":"590-602","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["RPFC: A Router Partitioning and Forward Channel Routing Framework for 2.5D MCM System"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-5869-5794","authenticated-orcid":false,"given":"Sicheng","family":"Tao","sequence":"first","affiliation":[{"name":"State Key Lab of Processors, Institute of ComputingTechnology, CAS, Beijing, China, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8975-9149","authenticated-orcid":false,"given":"Zhenjiang","family":"Guo","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of ComputingTechnology, CAS, Beijing, China, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5341-1343","authenticated-orcid":false,"given":"Tianyi","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of ComputingTechnology, CAS, Beijing, China, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0651-5965","authenticated-orcid":false,"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Lab of Processors, Institute of ComputingTechnology, CAS, Beijing, China, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,7,5]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"Sebastian Anthony. 2022. Behind Intel\u2019s HPC Chip that Will Break the Exascale Barrier. IEEE Spectrum. https:\/\/spectrum.ieee.org\/intel-s-exascale-supercomputer-chip-is-a-master-class-in-3d-integration Accessed: 2026-02-10."},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218539"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/WCCIT.2013.6618681"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","unstructured":"Zhipeng Cao Wei Guo Zhiquan Wan Peijie Li Qinrang Liu Caining Wang and Yangxue Shao. 2024. ETRS: efficient turn restrictions setting method for boundary routers in chiplet-based systems. The Journal of Supercomputing 80 14 (2024) 20488\u201320517. 10.1007\/s11227-024-06261-z","DOI":"10.1007\/s11227-024-06261-z"},{"key":"e_1_3_3_1_7_2","unstructured":"Center for High Performance Computing (CHPC) University of Utah. 2019. Rome review. White paper (PDF). https:\/\/www.chpc.utah.edu\/documentation\/white_papers\/rome.pdf Accessed: 2026-02-10."},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","unstructured":"Gino\u00a0A. Chacon Charles Williams Johann Knechtel Ozgur Sinanoglu Paul\u00a0V. Gratz and Vassos Soteriou. 2024. Coherence Attacks and Countermeasures in Interposer-based Chiplet Systems. ACM Trans. Archit. Code Optim. 21 2 Article 23 (Feb. 2024) 25\u00a0pages. 10.1145\/3633461","DOI":"10.1145\/3633461"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","unstructured":"Chixiao Chen Jieming Yin Yarui Peng Maurizio Palesi Wenxu Cao Letian Huang Amit\u00a0Kumar Singh Haocong Zhi and Xiaohang Wang. 2022. Design Challenges of Intrachiplet and Interchiplet Interconnection. IEEE Design & Test 39 6 (2022) 99\u2013109. 10.1109\/MDAT.2022.3203005","DOI":"10.1109\/MDAT.2022.3203005"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3658617.3703134"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA68181.2026.11408455"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS63350.2024.00094"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","unstructured":"Zhiqiang Chen Yongwen Wang Hongwei Zhou and Jian Zhang. 2025. Steered Bubble: An Interposer-based Deadlock Recovery Algorithm for Multi-chiplet Systems. ACM Trans. Archit. Code Optim. 22 1 Article 29 (March 2025) 24\u00a0pages. 10.1145\/3708543","DOI":"10.1145\/3708543"},{"key":"e_1_3_3_1_14_2","first-page":"345","volume-title":"Deadlock-free message routing in multiprocessor interconnection networks","author":"Dally William\u00a0J.","year":"1994","unstructured":"William\u00a0J. Dally and Charles\u00a0L. Seitz. 1994. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Computer Society Press, Washington, DC, USA, 345\u2013351."},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","unstructured":"J. Duato. 1993. A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Transactions on Parallel and Distributed Systems 4 12 (1993) 1320\u20131331. 10.1109\/71.250114","DOI":"10.1109\/71.250114"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","unstructured":"J. Flich P. Lopez M.P. Malumbres J. Duato and T. Rokicki. 2003. Applying in-transit buffers to boost the performance of networks with source routing. IEEE Trans. Comput. 52 9 (2003) 1134\u20131153. 10.1109\/TC.2003.1228510","DOI":"10.1109\/TC.2003.1228510"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2012.46"},{"key":"e_1_3_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC55918.2022.00015"},{"key":"e_1_3_3_1_19_2","unstructured":"Intel. 2025. Intel Foundry Foveros Technology Brief. Product brief (PDF). https:\/\/www.intel.com\/content\/dam\/www\/central-libraries\/us\/en\/documents\/2025-07\/foveros-25d-product-brief.pdf Accessed: 2026-02-10."},{"key":"e_1_3_3_1_20_2","unstructured":"Intel Corporation. 2023. Hot Chips 23 \u2013 Granite Rapids and Sierra Forest \u2013 Xeon Press Briefing (Public). Presentation (PDF) Hot Chips Symposium. https:\/\/cdrdv2-public.intel.com\/787432\/Hot%20Chips%2023%20-%20Granite%20Rapid%20and%20Sierra%20Forest%20-%20Xeon%20Press%20Briefing%20-%20Public.pdf Accessed: 2026-02-10."},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"e_1_3_3_1_22_2","unstructured":"Patrick Kennedy. 2023. Intel on Changing its Xeon CPU Architecture at Hot Chips 2023. ServeTheHome (web article). https:\/\/www.servethehome.com\/intel-on-changing-its-xeon-cpu-architecture-at-hot-chips-2023\/ Accessed: 2026-02-10."},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317775"},{"key":"e_1_3_3_1_24_2","unstructured":"Garima Kochhar Deepthi Cherlopalle and Joshua Weage. 2019. PowerEdge: AMD Rome \u2013 Architecture and initial HPC performance. Dell Technologies (Support KB \/ Article). https:\/\/www.dell.com\/support\/kbdoc\/en-us\/000137696\/amd-rome-is-it-for-real-architecture-and-initial-hpc-performance Accessed: 2026-02-10."},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00114"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","unstructured":"Yafei Liu Xiangyu Li and Shouyi Yin. 2024. Review of chiplet-based design: system architecture and interconnection. Science China Information Sciences 67 10 (2024) 200401. 10.1007\/s11432-023-3926-8","DOI":"10.1007\/s11432-023-3926-8"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"publisher","unstructured":"Pritam Majumder Sungkeun Kim Jiayi Huang Ki\u00a0Hwan Yum and Eun\u00a0Jung Kim. 2021. Remote Control: A Simple Deadlock Avoidance Scheme for Modular Systems-on-Chip. IEEE Trans. Comput. 70 11 (2021) 1928\u20131941. 10.1109\/TC.2020.3029682","DOI":"10.1109\/TC.2020.3029682"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063103"},{"key":"e_1_3_3_1_29_2","unstructured":"NVIDIA. 2023. NVIDIA Grace Hopper Superchip Architecture In-Depth. NVIDIA Technical Blog. https:\/\/developer.nvidia.com\/blog\/nvidia-grace-hopper-superchip-architecture-in-depth\/ Accessed: 2026-02-10."},{"key":"e_1_3_3_1_30_2","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476140"},{"key":"e_1_3_3_1_31_2","doi-asserted-by":"publisher","unstructured":"Suresh Ponnan Tikkireddi\u00a0Aditya Kumar Hemakumar VS Sakthieswaran Natarajan and Mohd\u00a0Asif Shah. 2022. Congestion aware low power on chip protocols with network on chip with cloud security. Journal of Cloud Computing 11 1 (2022) 41. 10.1186\/s13677-022-00307-4","DOI":"10.1186\/s13677-022-00307-4"},{"key":"e_1_3_3_1_32_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00064"},{"key":"e_1_3_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.23919\/ISC.2025.11018303"},{"key":"e_1_3_3_1_34_2","unstructured":"Synopsys. [n. d.]. Design Compiler. http:\/\/www.synopsys.com. Accessed: 2026-02-10."},{"key":"e_1_3_3_1_35_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774617"},{"key":"e_1_3_3_1_36_2","doi-asserted-by":"publisher","unstructured":"Ebadollah Taheri Sudeep Pasricha and Mahdi Nikdast. 2024. ReD: A Reliable and Deadlock-Free Routing for 2.5-D Chiplet-Based Interposer Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43 12 (2024) 4599\u20134612. 10.1109\/TCAD.2024.3399660","DOI":"10.1109\/TCAD.2024.3399660"},{"key":"e_1_3_3_1_37_2","unstructured":"UCIe Consortium. [n. d.]. Universal Chiplet Interconnect Express (UCIe) Specifications. Website. https:\/\/www.uciexpress.org\/specifications Accessed: 2026-02-10."},{"key":"e_1_3_3_1_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/ITNG.2013.81"},{"key":"e_1_3_3_1_39_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00091"},{"key":"e_1_3_3_1_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/NPC.2009.16"},{"key":"e_1_3_3_1_41_2","doi-asserted-by":"publisher","unstructured":"David Wentzlaff Patrick Griffin Henry Hoffmann Liewei Bao Bruce Edwards Carl Ramey Matthew Mattina Chyi-Chang Miao John\u00a0F. Brown\u00a0III and Anant Agarwal. 2007. On-Chip Interconnection Architecture of the Tile Processor. IEEE Micro 27 5 (2007) 15\u201331. 10.1109\/MM.2007.4378780","DOI":"10.1109\/MM.2007.4378780"},{"key":"e_1_3_3_1_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00076"},{"key":"e_1_3_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-97-0834-5_27"},{"key":"e_1_3_3_1_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC58780.2024.10473961"},{"key":"e_1_3_3_1_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"e_1_3_3_1_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3658704"}],"event":{"name":"ICS '26: 2026 International Conference on Supercomputing","location":"Belfast United Kingdom","acronym":"ICS '26","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 40th ACM International Conference on Supercomputing"],"original-title":[],"deposited":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T12:50:12Z","timestamp":1782996612000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3797905.3807854"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7,5]]},"references-count":45,"alternative-id":["10.1145\/3797905.3807854","10.1145\/3797905"],"URL":"https:\/\/doi.org\/10.1145\/3797905.3807854","relation":{},"subject":[],"published":{"date-parts":[[2026,7,5]]},"assertion":[{"value":"2026-07-05","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}