{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:56:55Z","timestamp":1784645815662,"version":"3.55.0"},"reference-count":48,"publisher":"Association for Computing Machinery (ACM)","issue":"5","funder":[{"name":"Scientific Research","award":["25K15042 and 23K11033"],"award-info":[{"award-number":["25K15042 and 23K11033"]}]},{"name":"JSPS","award":["JSBP120237413"],"award-info":[{"award-number":["JSBP120237413"]}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]},{"name":"JST SPRING, Japan","award":["JPMJSP2162"],"award-info":[{"award-number":["JPMJSP2162"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["No. U25A20486, No. 62311540021"],"award-info":[{"award-number":["No. U25A20486, No. 62311540021"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2026,9,30]]},"abstract":"<jats:p>Logic-level defects that escape manufacturing tests pose reliability risks in modern systems and require functional testing to identify their activation and propagation behaviors. However, effective functional testing is limited by the high cost of long-cycle fault simulations. To address this challenge, we propose a Spatio-Temporal Graph Convolutional Network framework to efficiently and accurately predict the Fault Impact Probability on the circuit's function cross-over multiple function cycles, enabling rapid quantitative assessment of functionally possible faults. Our method represents gate-level netlists as spatio-temporal graphs, capturing both structural connectivity and short-range signal-propagation dynamics. With dedicated spatial and temporal encoders, the proposed ST-GCN enables accurate prediction of multi-cycle circuit-level FIP. Experiments on ISCAS\u201989 benchmarks show that the approach reduces fault-simulation cost by over an order of magnitude while maintaining high accuracy (mean absolute error as low as 0.024 for 5-cycle predictions). The framework supports both testability-metric-based and simulation-based feature construction, enabling a tunable balance between efficiency and accuracy. A case study on test point selection further demonstrates that using predicted FIPs to guide observation-point placement improves the detectability of multi-cycle, hard-to-detect circuit-level faults. Overall, this work provides a scalable solution for circuit-level multi-cycle fault-impact assessment and can be readily integrated into functional test generation and other Electronic Design Automation workflows.<\/jats:p>","DOI":"10.1145\/3798106","type":"journal-article","created":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T09:47:26Z","timestamp":1771667246000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Functional Fault Impact Probability Prediction using Spatio-Temporal Graph Convolutional Network"],"prefix":"10.1145","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-2518-0334","authenticated-orcid":false,"given":"Shaoqi","family":"Wei","sequence":"first","affiliation":[{"name":"Computer Science, Ehime University","place":["Matsuyama, Japan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7129-8380","authenticated-orcid":false,"given":"Senling","family":"Wang","sequence":"additional","affiliation":[{"name":"Computer Science, Ehime University","place":["Matsuyama, Japan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0299-3497","authenticated-orcid":false,"given":"Hiroshi","family":"Kai","sequence":"additional","affiliation":[{"name":"Computer Science, Ehime University","place":["Matsuyama, Japan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2909-6777","authenticated-orcid":false,"given":"Yoshinobu","family":"Higami","sequence":"additional","affiliation":[{"name":"Computer Science, Ehime University","place":["Matsuyama, Japan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8283-5088","authenticated-orcid":false,"given":"Ruijun","family":"Ma","sequence":"additional","affiliation":[{"name":"Anhui University of Science and Technology","place":["Fengyang, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6272-8660","authenticated-orcid":false,"given":"Tianming","family":"Ni","sequence":"additional","affiliation":[{"name":"Anhui Polytechnic University","place":["Wuhu, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8305-604X","authenticated-orcid":false,"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology","place":["Iizuka, Japan"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3654-6457","authenticated-orcid":false,"given":"Hiroshi","family":"Takahashi","sequence":"additional","affiliation":[{"name":"Computer Science, Ehime University","place":["Matsuyama, Japan"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,4,8]]},"reference":[{"key":"e_1_3_1_2_2","unstructured":"Intel. 2024. Data center silent data errors technical paper. Retrieved July 3 2025 from https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/788204\/data-center-silent-data-errors-technical-paper.html"},{"key":"e_1_3_1_3_2","doi-asserted-by":"publisher","unstructured":"Harish Dattatraya Dixit Sneha Pendharkar Matt Beadon Chris Mason Tejasvi Chakravarthy Bharath Muthiah and Sriram Sankar. 2023. Silent data corruptions at scale. IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS). Crete Greece (2023) 1--2 DOI:10.1109\/IOLTS59296.2023.10224872","DOI":"10.1109\/IOLTS59296.2023.10224872"},{"key":"e_1_3_1_4_2","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/3458336.3465297","volume-title":"Proceedings of the Workshop on Hot Topics in Operating Systems","author":"Hochschild Peter H.","year":"2021","unstructured":"Peter H. Hochschild, Paul Turner, Jeffrey C. Mogul, Rama Govindaraju, Parthasarathy Ranganathan, David E. Culler, and Amin Vahdat. 2021. Cores that don't count. In Proceedings of the Workshop on Hot Topics in Operating Systems. Association for Computing Machinery, New York, NY, USA. 9\u201316. DOI:10.1145\/3458336.3465297"},{"key":"e_1_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/3690825"},{"key":"e_1_3_1_6_2","unstructured":"Harish Dattatraya Dixit Laura Boyle Gautham Vunnam Sneha Pendharkar Matt Beadon and Sriram Sankar. 2022. Detecting silent data corruptions in the wild. arXiv:2203.08989. Retrieved from https:\/\/arxiv.org\/abs\/2203.08989"},{"key":"e_1_3_1_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICJECE.2022.3189043"},{"key":"e_1_3_1_8_2","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1145\/3600006.3613149","volume-title":"Proceedings of the 29th Symposium on Operating Systems Principles","author":"Wang Shaobu","year":"2023","unstructured":"Shaobu Wang, Guangyan Zhang, Junyu Wei, Yang Wang, Jiesheng Wu, and Qingchao Luo. 2023. Understanding silent data corruptions in a large production CPU population. In Proceedings of the 29th Symposium on Operating Systems Principles. Association for Computing Machinery, New York, NY, USA, 216\u2013230. DOI:10.1145\/3600006.3613149"},{"key":"e_1_3_1_9_2","first-page":"516","volume-title":"Proceedings of the 2024 ACM\/IEEE 51st Annual International Symposium on Computer Architecture","author":"Karystinos Nikos","year":"2024","unstructured":"Nikos Karystinos, Odysseas Chatzopoulos, George-Marios Fragkoulis, George Papadimitriou, Dimitris Gizopoulos, and Sudhanva Gurumurthi. 2024. Harpocrates: Breaking the silence of cpu faults through hardware-in-the-loop program generation. In Proceedings of the 2024 ACM\/IEEE 51st Annual International Symposium on Computer Architecture. 516\u2013531. DOI:10.1109\/ISCA59077.2024.00045"},{"key":"e_1_3_1_10_2","first-page":"1","volume-title":"Proceedings of the 2024 IEEE International Reliability Physics Symposium","author":"Bittel B.","year":"2024","unstructured":"B. Bittel, M. Shamsa, B. Inkley, A. Gur, D. Lerner, and M. Adams. 2024. Data center silent data errors: Implications to artificial intelligence workloads and mitigations. In Proceedings of the 2024 IEEE International Reliability Physics Symposium. Grapevine, TX, USA, 1\u20135. DOI:10.1109\/IRPS48228.2024.10529375"},{"key":"e_1_3_1_11_2","first-page":"1","volume-title":"Proceedings of the 2024 IEEE International Reliability Physics Symposium","author":"Manu Shamsa","year":"2024","unstructured":"Shamsa Manu and David\u202fLerner. 2024. Defect mechanisms responsible for silent data errors. In Proceedings of the 2024 IEEE International Reliability Physics Symposium. 1\u20135. DOI:10.1109\/IRPS48228.2024.10529392"},{"key":"e_1_3_1_12_2","first-page":"1","volume-title":"Proceedings of the 2024 IEEE European Test Symposium","author":"Gizopoulos Dimitris","year":"2024","unstructured":"Dimitris Gizopoulos, George Papadimitriou, Odysseas Chatzopoulos, Nikos Karystinos, Harish D. Dixit, and Sriram Sankar. 2024. Silent data corruptions in computing systems: Early predictions and large-scale measurements. In Proceedings of the 2024 IEEE European Test Symposium. 1\u201310. DOI:10.1109\/ETS61313.2024.10567770"},{"key":"e_1_3_1_13_2","first-page":"1","volume-title":"Proceedings of the 2024 IEEE International Reliability Physics Symposium","author":"Sangani D.","year":"2024","unstructured":"D. Sangani, B. Kaczer, P. Weckx, Ph. J. Roussel, S. Mishra, E. J. Marinissen, and G. Gielen. 2024. Possible origins, identification, and screening of silent data corruption in data centers. In Proceedings of the 2024 IEEE International Reliability Physics Symposium. 1\u20137. DOI:10.1109\/IRPS48228.2024.10529436"},{"key":"e_1_3_1_14_2","first-page":"1","volume-title":"Proceedings of the 2024 IEEE European Test Symposium","author":"Jan Marinissen Erik","year":"2024","unstructured":"Erik Jan Marinissen, Harish Dattatraya Dixit, Shawn Blanton, Aaron Kuo, Wei Li, Subhashish Mitra, Chris Nigh, Ruben Purdy, Ben Kaczer, Dishant Sangani, Pieter Weckx, Philippe J. Roussel, and Georges Gielen. 2024. Silent data corruption: test or reliability problem? In Proceedings of the 2024 IEEE European Test Symposium. 1\u20137. DOI:10.1109\/ETS61313.2024.10567773"},{"key":"e_1_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3499898"},{"key":"e_1_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2384040"},{"key":"e_1_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"e_1_3_1_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2512931"},{"key":"e_1_3_1_19_2","first-page":"142","volume-title":"Proceedings of the 25th ACM\/IEEE Design Automation Conference","author":"Li W. N.","year":"1988","unstructured":"W. N. Li, S. M. Reddy, and S. Sahni. 1988. On path selection in combinational logic circuits. In Proceedings of the 25th ACM\/IEEE Design Automation Conference. 142\u2013147. DOI:10.1109\/DAC.1988.14749"},{"key":"e_1_3_1_20_2","first-page":"31","volume-title":"Proceedings of the 2024 IEEE International Test Conference","author":"Pomeranz Irith","year":"2024","unstructured":"Irith Pomeranz. 2024. Functionally-Possible Gate-Exhaustive Bridging Faults. In Proceedings of the 2024 IEEE International Test Conference. 31\u201335. DOI:10.1109\/ITC51657.2024.00014"},{"key":"e_1_3_1_21_2","first-page":"1","volume-title":"Proceedings of the 11th Asian Test Symposium","author":"Shao Yun","year":"2002","unstructured":"Yun Shao, Irith. Pomeranz, and Sudhakar M. Reddy. 2002. On generating high quality tests for transition faults. In Proceedings of the 11th Asian Test Symposium. 1\u20138. DOI:10.1109\/ATS.2002.1181676"},{"key":"e_1_3_1_22_2","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/VTS.2006.33","volume-title":"Proceedings of the 24th IEEE VLSI Test Symposium","author":"Putman Richard","year":"2006","unstructured":"Richard Putman and Rahul Gawde. 2006. Enhanced timing-based transition delay testing for small delay defects. In Proceedings of the 24th IEEE VLSI Test Symposium. IEEE Computer Society, USA, 336\u2013342. DOI:10.1109\/VTS.2006.33"},{"key":"e_1_3_1_23_2","first-page":"139","volume-title":"Proceedings of the 2006 15th Asian Test Symposium","author":"Lin Xijiang","year":"2006","unstructured":"Xijiang Lin, Kun-Han Tsai, Chen Wang, Mark Kassab, Janusz Rajski, Takeo Kobayashi, Randy Klingenberg, Yasuo Sato, Shuji Hamada, and Takashi Aikyo. 2006. Timing-aware atpg for high quality at-speed testing of small delay defects. In Proceedings of the 2006 15th Asian Test Symposium. 139\u2013146. DOI:10.1109\/ATS.2006.261012"},{"key":"e_1_3_1_24_2","doi-asserted-by":"crossref","first-page":"418","DOI":"10.1109\/DATE.2012.6176507","volume-title":"Proceedings of the 2012 Design, Automation and Test in Europe Conference and Exhibition","author":"Jiang Jie","year":"2012","unstructured":"Jie Jiang, Matthias Sauer, Alexander Czutro, Bernd Becker, and Ilia Polian. 2012. On the optimality of K longest path generation algorithm under memory constraints. In Proceedings of the 2012 Design, Automation and Test in Europe Conference and Exhibition. 418\u2013423. DOI:10.1109\/DATE.2012.6176507"},{"key":"e_1_3_1_25_2","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/ATS.2013.55","volume-title":"Proceedings of the 2013 22nd Asian Test Symposium","author":"Chen Jifeng","year":"2013","unstructured":"Jifeng Chen and Mohammad Tehranipoor. 2013. Critical paths selection and test cost reduction considering process variations. In Proceedings of the 2013 22nd Asian Test Symposium. 259\u2013264. DOI:10.1109\/ATS.2013.55"},{"key":"e_1_3_1_26_2","first-page":"54","volume-title":"Proceedings of the European Test Symposium","author":"Seshadri B.","year":"2005","unstructured":"B. Seshadri, I. Pomeranz, S. M. Reddy and S. Kundu. 2005. Path-oriented transition fault test generation considering operating conditions. In Proceedings of the European Test Symposium. 54\u201359. DOI:10.1109\/ETS.2005.31."},{"key":"e_1_3_1_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474365"},{"key":"e_1_3_1_28_2","doi-asserted-by":"crossref","first-page":"376","DOI":"10.1109\/TEST.2000.894227","volume-title":"Proceedings of the International Test Conference 2000 (IEEE Cat. No.00CH37159)","author":"Murakami A.","year":"2000","unstructured":"A. Murakami, S. Kajihara, T. Sasao, I. Pomeranz and S. M. Reddy. 2000. Selection of potentially testable path delay faults for test generation. In Proceedings of the International Test Conference 2000 (IEEE Cat. No.00CH37159). 376\u2013384. DOI:10.1109\/TEST.2000.894227"},{"key":"e_1_3_1_29_2","first-page":"232","volume-title":"Proceedings of the International Test Conference on International Test Conference","author":"Padmanaban Saravanan","year":"2004","unstructured":"Saravanan Padmanaban and Spyros Tragoudas. 2004. A critical path selection method for delay testing. In Proceedings of the International Test Conference on International Test Conference. IEEE Computer Society, USA, 232\u2013241. DOI:10.1109\/TEST.2004.1386957"},{"key":"e_1_3_1_30_2","first-page":"1","volume-title":"Proceedings of the 2020 IEEE International Test Conference","author":"Pomeranz Irith","year":"2020","unstructured":"Irith Pomeranz. 2020. Selecting close-to-functional path delay faults for test generation. In Proceedings of the 2020 IEEE International Test Conference. 1\u20135. DOI:10.1109\/ITC44778.2020.9325255"},{"key":"e_1_3_1_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3425817"},{"key":"e_1_3_1_32_2","first-page":"1","volume-title":"Proceedings of the 2012 17th IEEE European Test Symposium","author":"Pomeranz Irith","year":"2012","unstructured":"Irith Pomeranz. 2012. On the detection of path delay faults by functional broadside tests. In Proceedings of the 2012 17th IEEE European Test Symposium. 1\u20136. DOI:10.1109\/ETS.2012.6233015"},{"key":"e_1_3_1_33_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3396661"},{"key":"e_1_3_1_34_2","first-page":"1","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","volume":"87","author":"Ustun Ecenur","year":"2020","unstructured":"Ecenur Ustun, Chenhui Deng, Debjit Pal, Zhijing Li, and Zhiru Zhang. 2020. Accurate operation delay prediction for FPGA HLS using graph neural networks. In Proceedings of the 39th International Conference on Computer-Aided Design. Association for Computing Machinery, New York, NY, USA, Article 87, 1\u20139. DOI:10.1145\/3400302.3415657"},{"key":"e_1_3_1_35_2","volume-title":"Proceedings of the 57th ACM\/EDAC\/IEEE Design Automation Conference","author":"Zhang Yanqing","year":"2020","unstructured":"Yanqing Zhang, Haoxing Ren, and Brucek Khailany. 2020. GRANNITE: graph neural network inference for transferable power estimation. In Proceedings of the 57th ACM\/EDAC\/IEEE Design Automation Conference. IEEE Press, Article 60, 1\u20136."},{"key":"e_1_3_1_36_2","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-024-08032-5"},{"key":"e_1_3_1_37_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3547806"},{"key":"e_1_3_1_38_2","doi-asserted-by":"crossref","first-page":"1297","DOI":"10.1145\/3489517.3530675","volume-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference","author":"Wang Bowen","year":"2022","unstructured":"Bowen Wang, Guibao Shen, Dong Li, Jianye Hao, Wulong Liu, Yu Huang, Hongzhong Wu, Yibo Lin, Guangyong Chen, and Pheng Ann Heng. 2022. LHNN: lattice hypergraph neural network for VLSI congestion prediction. In Proceedings of the 59th ACM\/IEEE Design Automation Conference. Association for Computing Machinery, New York, NY, USA, 1297\u20131302. DOI:10.1145\/3489517.3530675"},{"key":"e_1_3_1_39_2","first-page":"1","volume-title":"Proceedings of the 56th Annual Design Automation Conference 2019","volume":"18","author":"Ma Yuzhe","year":"2019","unstructured":"Yuzhe Ma, Haoxing Ren, Brucek Khailany, Harbinder Sikka, Lijuan Luo, Karthikeyan Natarajan, and Bei Yu. 2019. High performance graph convolutional networks with applications in testability analysis. In Proceedings of the 56th Annual Design Automation Conference 2019. Association for Computing Machinery, New York, NY, USA, Article 18, 1\u20136. DOI:10.1145\/3316781.3317838"},{"key":"e_1_3_1_40_2","first-page":"1","volume-title":"Proceedings of the 2024 IEEE International Test Conference in Asia","author":"Wang Senling","year":"2024","unstructured":"Senling Wang, Shaoqi Wei, Hisashi Okamoto, Tatusya Nishikawa, Hiroshi Kai, Yoshinobu Higami, Hiroyuki Yotsuyanagi, Ruijun Ma, Tianming Ni, Hiroshi Takahashi, and Xiaoqing Wen. 2024. Test point selection for multi-cycle logic bist using multivariate temporal-spatial gcns. In Proceedings of the 2024 IEEE International Test Conference in Asia. 1\u20136. DOI:10.1109\/ITC-Asia62534.2024.10661324"},{"key":"e_1_3_1_41_2","doi-asserted-by":"publisher","unstructured":"Cen Chen Kenli Li Sin G. Teo Xiaofeng Zou Kang Wang Jie Wang and Zeng Zeng. 2019. Gated residual recurrent graph neural networks for traffic prediction. In Proceedings of the Thirty-Third AAAI Conference on Artificial Intelligence and Thirty-First Innovative Applications of Artificial Intelligence Conference and Ninth AAAI Symposium on Educational Advances in Artificial Intelligence (AAAI'19\/IAAI'19\/EAAI'19). AAAI Press. 33 Article 60 (2019) 485--492. DOI:10.1609\/aaai.v33i01.3301485","DOI":"10.1609\/aaai.v33i01.3301485"},{"key":"e_1_3_1_42_2","doi-asserted-by":"publisher","unstructured":"Yunsheng Shi Zhengjie Huang Shikun Feng Hui Zhong Wenjing Wang and Yu Sun. 2021. Masked label prediction: Unified massage passing model for semi-supervised classification. In Proceedings of the Thirtieth International Joint Conference on Artificial Intelligence (IJCAI-21) (Main Track). International Joint Conferences on Artificial Intelligence Organization. 1548--1554. DOI:10.24963\/ijcai.2021\/214","DOI":"10.24963\/ijcai.2021\/214"},{"key":"e_1_3_1_43_2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2010.26"},{"key":"e_1_3_1_44_2","volume-title":"Proceedings of the 2021 IEEE 27th International Symposium on On-Line Testing and Robust System Design","author":"Appello D.","unstructured":"D. Appello, H. H. Chen, M. Sauer, I. Polian, P. Bernardi, and M. Sonza Reorda. System-level test: state of the art and challenges. In Proceedings of the 2021 IEEE 27th International Symposium on On-Line Testing and Robust System Design. DOI:10.1109\/IOLTS52814.2021.9486708"},{"key":"e_1_3_1_45_2","volume-title":"Proceedings of the 2024 IEEE 42nd VLSI Test Symposium","author":"Elhamawy Nourhan","year":"2024","unstructured":"Nourhan Elhamawy, Jens Anders, Ilia Polian, and Matthias Sauer. Scenario-based test content optimization: Scan test vs. system-level test. In Proceedings of the 2024 IEEE 42nd VLSI Test Symposium. 2024. DOI:10.1109\/VTS60656.2024.10538586"},{"key":"e_1_3_1_46_2","first-page":"220","volume-title":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","author":"Ma Jiacheng","year":"2025","unstructured":"Jiacheng Ma, Majd Ganaiem, Madeline Burbage, Theo Gregersen, Rachel McAmis, Freddy Gabbay, and Baris Kasikci. 2025. Proactive runtime detection of aging-related silent data corruptions: a bottom-up approach. In Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. Association for Computing Machinery, New York, NY, USA, 220\u2013235. DOI:10.1145\/3622781.3674182"},{"key":"e_1_3_1_47_2","volume-title":"Proceedings of the 2025 IEEE International Symposium on High Performance Computer Architecture","author":"Chatzopoulos Odysseas","year":"2025","unstructured":"Chatzopoulos, Odysseas, Nikos Karystinos, George Papadimitriou, Dimitris Gizopoulos, Harish D. Dixit, and Sriram Sankar. 2025. Veritas \u2013 demystifying silent data corruptions: \u03bcarch-level modeling and fleet data of modern x86 cpus. In Proceedings of the 2025 IEEE International Symposium on High Performance Computer Architecture. DOI:10.1109\/HPCA61900.2025.00012"},{"key":"e_1_3_1_48_2","first-page":"1","volume-title":"Proceedings of the 2023 International Technical Conference on Circuits\/Systems, Computers, and Communications","author":"Wei Shaoqi","year":"2023","unstructured":"Shaoqi Wei, Kohei Shiotani, Senling Wang, Hiroshi Kai, Yoshinobu Higami, Hiroshi Takahashi, Gang Wang. 2023. Test point selection using deep graph convolutional networks and advantage actor critic (a2c) reinforcement learning. In Proceedings of the 2023 International Technical Conference on Circuits\/Systems, Computers, and Communications. 1\u20136. DOI:10.1109\/ITC-CSCC58803.2023.10212888."},{"key":"e_1_3_1_49_2","doi-asserted-by":"publisher","DOI":"10.1145\/3563552"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3798106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T10:05:37Z","timestamp":1775642737000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3798106"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,8]]},"references-count":48,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2026,9,30]]}},"alternative-id":["10.1145\/3798106"],"URL":"https:\/\/doi.org\/10.1145\/3798106","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,4,8]]},"assertion":[{"value":"2025-09-15","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-02-07","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-04-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}