{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:47:14Z","timestamp":1782546434144,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801487.3801807","type":"proceedings-article","created":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:05:47Z","timestamp":1782543947000},"page":"179-187","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["AExec: Asynchronous Multi-accelerator Execution and Management Mechanism"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-7420-1219","authenticated-orcid":false,"given":"Xiaokun","family":"Pei","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9434-7399","authenticated-orcid":false,"given":"Zhuolun","family":"Jiang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4469-1037","authenticated-orcid":false,"given":"Mingyu","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-2732-7820","authenticated-orcid":false,"given":"Songyue","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-8808-0935","authenticated-orcid":false,"given":"Tianyue","family":"Lu","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China and University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,27]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"Sam Ainsworth and Timothy\u00a0M. Jones. 2019. Software Prefetching for Indirect Memory Accesses: A Microarchitectural Perspective. ACM Trans. Comput. Syst. 36 3 Article 8 (June 2019) 34\u00a0pages. 10.1145\/3319393","DOI":"10.1145\/3319393"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Jonathan Balkind Michael McKeown Yaosheng Fu Tri Nguyen Yanqi Zhou Alexey Lavrov Mohammad Shahrad Adi Fuchs Samuel Payne Xiaohua Liang et\u00a0al. 2016. OpenPiton: An open source manycore research framework. ACM SIGPLAN Notices 51 4 (2016) 217\u2013232.","DOI":"10.1145\/2954679.2872414"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143486"},{"key":"e_1_3_3_1_5_2","unstructured":"Lauranne Choquin and F Piry. 2020. Arm custom instructions: Enabling innovation and greater flexibility on Arm. Technical Report (2020)."},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228512"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","unstructured":"P.\u00a0G. Emma A. Hartstein T.\u00a0R. Puzak and V. Srinivasan. 2005. Exploring the limits of prefetching. IBM Journal of Research and Development 49 1 (2005) 127\u2013144. 10.1147\/rd.491.0127","DOI":"10.1147\/rd.491.0127"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"Ricardo\u00a0E Gonzalez. 2000. Xtensa: A configurable and extensible processor. IEEE micro 20 2 (2000) 60\u201370.","DOI":"10.1109\/40.848473"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942048"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480051"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589074"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614280"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892209"},{"key":"e_1_3_3_1_16_2","volume-title":"The Hwacha Microarchitecture Manual, Version 3.8.1","author":"Lee Yunsup","year":"2015","unstructured":"Yunsup Lee, Albert Ou, Colin Schmidt, Sagar Karandikar, Howard Mao, and Krste Asanovi\u0107. 2015. The Hwacha Microarchitecture Manual, Version 3.8.1. Technical Report UCB\/EECS-2015-263. http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2015\/EECS-2015-263.html"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415753"},{"key":"e_1_3_3_1_18_2","unstructured":"Howard Mao Randy\u00a0H Katz and Krste Asanovic. 2017. Hardware acceleration for memory to memory copies. Master\u2019s thesis (2017)."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"Biagio Peccerillo Elham Cheshmikhani Mirco Mannino Andrea Mondelli and Sandro Bartolini. 2023. IXIAM: ISA EXtension for integrated accelerator management. IEEE Access 11 (2023) 33768\u201333791.","DOI":"10.1109\/ACCESS.2023.3264265"},{"key":"e_1_3_3_1_21_2","unstructured":"Colin Schmidt. 2015. RISC\u2013V \u201cRocket Chip\u201d Tutorial. RISC-V \u201cRocket Chip\u201d Tutorial (2015)."},{"key":"e_1_3_3_1_22_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527380"},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"publisher","unstructured":"Kim-Anh Tran Alexandra Jimborean Trevor\u00a0E. Carlson Konstantinos Koukos Magnus Sj\u00e4lander and Stefanos Kaxiras. 2018. SWOOP: software-hardware co-design for non-speculative execute-ahead in-order cores. SIGPLAN Not. 53 4 (June 2018) 328\u2013343. 10.1145\/3296979.3192393","DOI":"10.1145\/3296979.3192393"},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","unstructured":"Luming Wang Xu Zhang Songyue Wang Zhuolun Jiang Tianyue Lu Mingyu Chen Siwei Luo and Keji Huang. 2024. Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access. ACM Trans. Archit. Code Optim. 21 3 Article 55 (Sept. 2024) 28\u00a0pages. 10.1145\/3663479","DOI":"10.1145\/3663479"},{"key":"e_1_3_3_1_25_2","unstructured":"Ethan Wu and Viansa Schmulbach. 2023. A Deserialization Architecture for GC Languages. (2023)."},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00080"}],"event":{"name":"CF '26: Proceedings of the 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801487.3801807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:13:08Z","timestamp":1782544388000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801487.3801807"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":25,"alternative-id":["10.1145\/3801487.3801807","10.1145\/3801487"],"URL":"https:\/\/doi.org\/10.1145\/3801487.3801807","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-06-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}