{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:47:02Z","timestamp":1782546422119,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2021YFB3101804"],"award-info":[{"award-number":["2021YFB3101804"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801487.3801816","type":"proceedings-article","created":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:05:47Z","timestamp":1782543947000},"page":"140-148","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["D3OF: DRL-Driven Dual-Layer Dynamic Obfuscation Framework for FPGAs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-6739-8521","authenticated-orcid":false,"given":"Fei","family":"Cao","sequence":"first","affiliation":[{"name":"Information Engineering University, Zhengzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-0721-7348","authenticated-orcid":false,"given":"Weiping","family":"Yao","sequence":"additional","affiliation":[{"name":"Information Engineering University, Zhengzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4716-4348","authenticated-orcid":false,"given":"Chaobing","family":"Wang","sequence":"additional","affiliation":[{"name":"Information Engineering University, Zhengzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,27]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"crossref","unstructured":"Boutros Andrew and Vaughn Betz. \u201cFPGA architecture: Principles and progression.\u201d IEEE Circuits and Systems Magazine 21 no. 2 (2021): 4\u201329.","DOI":"10.1109\/MCAS.2021.3071607"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"crossref","unstructured":"Bobda Christophe Joel Mandebi Mbongue Paul Chow Mohammad Ewais Naif Tarafdar Juan Camilo Vega Ken Eguro et al. \u201cThe future of FPGA acceleration in datacenters and the cloud.\u201d ACM Transactions on Reconfigurable Technology and Systems (TRETS) 15 no. 3 (2022): 1\u201342.","DOI":"10.1145\/3506713"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Zhang Jiliang and Gang Qu. \u201cRecent attacks and defenses on FPGA-based systems.\u201d ACM Transactions on Reconfigurable Technology and Systems (TRETS) 12 no. 3 (2019): 1\u201324.","DOI":"10.1145\/3340557"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Duncan Adam Fahim Rahman Andrew Lukefahr Farimah Farahmandi and Mark Tehranipoor. \u201cFPGA bitstream security: a day in the life.\u201d In 2019 IEEE International Test Conference (ITC) pp. 1\u201310. IEEE 2019.","DOI":"10.1109\/ITC44170.2019.9000145"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Moraitis Michail. \u201cFpga bitstream modification: Attacks and countermeasures.\u201d IEEE Access 11 (2023): 127931\u2013127955.","DOI":"10.1109\/ACCESS.2023.3331507"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Proulx Alexandre Jean-Yves Chouinard Paul Fortier and Amine Miled. \u201cA survey on FPGA cybersecurity design strategies.\u201d ACM Transactions on Reconfigurable Technology and Systems 16 no. 2 (2023): 1\u201333.","DOI":"10.1145\/3561515"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Trimberger Stephen M. and Jason J. Moore. \u201cFPGA security: Motivations features and applications.\u201d Proceedings of the IEEE 102 no. 8 (2014): 1248\u20131265.","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"Mssassi Souhail Anas Abou El Kalam and Younes Jabrane. \u201cOn fpga security and bitstream reverse engineering.\u201d In International Conference on Connected Objects and Artificial Intelligence pp. 8\u201313. Cham: Springer Nature Switzerland 2024.","DOI":"10.1007\/978-3-031-70411-6_2"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"crossref","unstructured":"Manev Kristiyan Joseph Powell Kaspar Matas and Dirk Koch. \u201cbyteman: A bitstream manipulation framework.\u201d In 2022 International Conference on Field-Programmable Technology (ICFPT) pp. 1\u20139. IEEE 2022.","DOI":"10.1109\/ICFPT56656.2022.9974549"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Zhang Tao Mark Tehranipoor and Farimah Farahmandi. \u201cBitFREE: On significant speedup and security applications of FPGA bitstream format reverse engineering.\u201d In 2023 IEEE European Test Symposium (ETS) pp. 1\u20136. IEEE 2023.","DOI":"10.1109\/ETS56758.2023.10174155"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"crossref","unstructured":"Kashani Sahand Mahyar Emami and James R. Larus. \u201cBitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats.\u201d In 2022 32nd International Conference on Field-Programmable Logic and Applications (FPL) pp. 01\u201308. IEEE 2022.","DOI":"10.1109\/FPL57034.2022.00039"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"Cho Mannhee Dongchan Lee Sanghyun Lee Youngmin Kim and Hyung-Min Lee. \u201cAutomated reverse engineering tools for FPGA bitstream extraction and logic estimation.\u201d In 2022 19th International SoC Design Conference (ISOCC) pp. 328\u2013329. IEEE 2022.","DOI":"10.1109\/ISOCC56007.2022.10031326"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"crossref","unstructured":"Narwariya Anmol Singh Chetan Talele Pabitra Das and Amit Acharyya. \u201cRevbit: Reverse engineering of bitstream for lut extraction & logic identification.\u201d In 2024 IEEE International Symposium on Circuits and Systems (ISCAS) pp. 1\u20135. IEEE 2024.","DOI":"10.1109\/ISCAS58744.2024.10558465"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Abideen Zain Ul Sumathi Gokulanathan Muayad J. Aljafar and Samuel Pagliarini. \u201cAn overview of FPGA-inspired obfuscation techniques.\u201d ACM Computing Surveys 56 no. 12 (2024): 1\u201335.","DOI":"10.1145\/3677118"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"crossref","unstructured":"Farias Marcos Santana Nadia Nedjah and Paulo Victor R. de Carvalho. \u201cActive redundant hardware architecture for increased reliability in FPGA-based nuclear reactors critical systems.\u201d Microprocessors and Microsystems 90 (2022): 104495.","DOI":"10.1016\/j.micpro.2022.104495"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"crossref","unstructured":"Naidu P. Shanmukha Naga B. Naga Sumanth Pavan Sri Ram Koduri Bharat Surya Geethu Remadevi Somanathan and Ramesh Bhakthavatchalu. \u201cLogic Obfuscation Technique for Securing Test Pattern Generators.\u201d In 2021 Second International Conference on Electronics and Sustainable Communication Systems (ICESC) pp. 77\u201382. IEEE 2021.","DOI":"10.1109\/ICESC51422.2021.9533023"},{"key":"e_1_3_3_1_18_2","unstructured":"de Almeida Antonio Felipe Costa. \u201cAdvanced Hardware Protection Mechanisms: A Study on Logic Locking and Circuit Obfuscation Techniques.\u201d PhD diss. Tallinn University of Technology 2025."},{"key":"e_1_3_3_1_19_2","doi-asserted-by":"crossref","unstructured":"Gandhi Jugal Diksha Shekhawat M. Santosh and Jai Gopal Pandey. \u201cLOKI: a secure FPGA Prototyping of IoT IP with lightweight logic locking.\u201d In 2023 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) pp. 85\u201389. IEEE 2023.","DOI":"10.1109\/APCCAS60141.2023.00030"},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"crossref","unstructured":"Muzaffar Shahzad and Ibrahim Abe M. Elfadel. \u201cLogic locking of finite-state machines using transition obfuscation.\u201d In 2022 IFIP\/IEEE 30th International Conference on Very Large Scale Integration (VLSI-SoC) pp. 1\u20136. IEEE 2022.","DOI":"10.1109\/VLSI-SoC54400.2022.9939610"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"crossref","unstructured":"Rahman M. Sazadur Rui Guo Hadi M. Kamali Fahim Rahman Farimah Farahmandi and Mark Tehranipoor. \u201cRetrustfsm: Toward rtl hardware obfuscation\u2014a hybrid fsm approach.\u201d IEEE Access 11 (2023): 19741\u201319761.","DOI":"10.1109\/ACCESS.2023.3244902"},{"key":"e_1_3_3_1_22_2","unstructured":"Zuzak Michael Jeffrey. \u201cDesigning Effective Logic Obfuscation: Exploring Beyond Gate-Level Boundaries.\u201d PhD diss. University of Maryland College Park 2022."},{"key":"e_1_3_3_1_23_2","doi-asserted-by":"crossref","unstructured":"Nishita N. Shiny A. Janet Shamly N. M. Sivamangai R. Naveenkumar J. Chella Marghi and M. Subash Chandra Bose. \u201cHardware Trojan Prevention using Logic Obfuscation.\u201d In 2023 International Conference on Sustainable Computing and Smart Systems (ICSCSS) pp. 1466\u20131470. IEEE 2023.","DOI":"10.1109\/ICSCSS57650.2023.10169120"},{"key":"e_1_3_3_1_24_2","unstructured":"Kolhe Gaurav. \u201cRe-imagining the Security of the Hardware using Lookup Table based Obfuscation.\u201d PhD diss. University of California Davis 2022."},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"crossref","unstructured":"Abideen Zain Ul and Samuel Pagliarini. Reconfigurable Obfuscation Techniques for the IC Supply Chain: Using FPGA-Like Schemes for Protection of Intellectual Property. Springer Nature 2025.","DOI":"10.1007\/978-3-031-77509-3"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"crossref","unstructured":"Moraitis Michail and Elena Dubrova. \u201cFpga design deobfuscation by iterative lut modification at bitstream level.\u201d Journal of Hardware and Systems Security 7 no. 1 (2023): 11\u201324.","DOI":"10.1007\/s41635-022-00130-y"},{"key":"e_1_3_3_1_27_2","doi-asserted-by":"crossref","unstructured":"Kumar J. Satheesh Om Prakash Yatindra Gopal Amrita Rai and Amit Ranjan. \u201cEffective bitstream compression approaches for high speed digital systems.\u201d e-Prime-Advances in Electrical Engineering Electronics and Energy 5 (2023): 100221.","DOI":"10.1016\/j.prime.2023.100221"},{"key":"e_1_3_3_1_28_2","doi-asserted-by":"crossref","unstructured":"Kornaros George Svoronos Leivadaros and Filippos Kolimbianakis. \u201cFlexible updating of internet of things computing functions through optimizing dynamic partial reconfiguration.\u201d ACM Transactions on Embedded Computing Systems 23 no. 2 (2024): 1\u201325.","DOI":"10.1145\/3643825"},{"key":"e_1_3_3_1_29_2","doi-asserted-by":"crossref","unstructured":"Sunkavilli Sandeep Nishanth Goud Chennagouni and Qiaoyan Yu. \u201cDpredo: Dynamic partial reconfiguration enabled design obfuscation for fpga security.\u201d In 2022 IEEE 35th International System-on-Chip Conference (SOCC) pp. 1\u20136. IEEE 2022.","DOI":"10.1109\/SOCC56010.2022.9908070"}],"event":{"name":"CF '26: Proceedings of the 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801487.3801816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:06:49Z","timestamp":1782544009000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801487.3801816"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":28,"alternative-id":["10.1145\/3801487.3801816","10.1145\/3801487"],"URL":"https:\/\/doi.org\/10.1145\/3801487.3801816","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-06-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}