{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:47:08Z","timestamp":1782546428162,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801487.3801823","type":"proceedings-article","created":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:05:47Z","timestamp":1782543947000},"page":"20-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["FlIP: Flow-Based Instruction Processing for Out-of-Order Scheduling in GPGPUs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-8999-7480","authenticated-orcid":false,"given":"Munawira","family":"Kotyad","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, Indian Institute of Technology Bombay, Mumbai, Maharashtra, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0398-4078","authenticated-orcid":false,"given":"Yashvardhan","family":"Rathore","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, Maharashtra, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3731-2365","authenticated-orcid":false,"given":"Ganesh Sai","family":"Shanmukhi","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, Maharashtra, India"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7035-7844","authenticated-orcid":false,"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay, Mumbai, Maharashtra, India"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,27]]},"reference":[{"key":"e_1_3_3_1_2_2","doi-asserted-by":"publisher","unstructured":"Tor Aamodt Wilson Fung and Timothy Rogers. 2018. General-Purpose Graphics Processor Architectures. Synthesis Lectures on Computer Architecture 13 (05 2018) 1\u2013140. 10.2200\/S00848ED1V01Y201804CAC044","DOI":"10.2200\/S00848ED1V01Y201804CAC044"},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482092"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10070957"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00011"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"publisher","unstructured":"Cong\u00a0Thuan Do Hong\u00a0Jun Choi Sung\u00a0Woo Chung and Cheol\u00a0Hong Kim. 2020. A novel warp scheduling scheme considering long-latency operations for high-performance GPUs. J. Supercomput. 76 4 (April 2020) 3043\u20133062. 10.1007\/s11227-019-03091-2","DOI":"10.1007\/s11227-019-03091-2"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"publisher","unstructured":"Xun Gong Xiang Gong Leiming Yu and David Kaeli. 2019. HAWS: Accelerating GPU Wavefront Execution through Selective Out-of-order Execution. ACM Trans. Archit. Code Optim. 16 2 Article 15 (April 2019) 22\u00a0pages. 10.1145\/3291050","DOI":"10.1145\/3291050"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/3589236.3589244"},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","unstructured":"Rodrigo Huerta Jos\u00e9-Lorenzo Cruz Jose-Maria Arnau and Antonio Gonz\u00e1lez. 2024. SIMIL: SIMple Issue Logic for GPUs. Microprocessors and Microsystems 111 (2024) 105105. 10.1016\/j.micpro.2024.105105","DOI":"10.1016\/j.micpro.2024.105105"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","unstructured":"Konstantinos Iliakis Sotirios Xydis and Dimitrios Soudris. 2022. Repurposing GPU Microarchitectures with Light-Weight Out-Of-Order Execution. IEEE Transactions on Parallel and Distributed Systems 33 2 (2022) 388\u2013402. 10.1109\/TPDS.2021.3093231","DOI":"10.1109\/TPDS.2021.3093231"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446062"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.5555\/3133690"},{"key":"e_1_3_3_1_15_2","unstructured":"Ming Li Ziqian Bi Tianyang Wang Yizhu Wen Qian Niu Xinyuan Song Zekun Jiang Junyu Liu Benji Peng Sen Zhang Xuanhe Pan Jiawei Xu Jinlang Wang Keyu Chen Caitlyn\u00a0Heqi Yin Pohsun Feng and Ming Liu. 2025. Deep Learning and Machine Learning with GPGPU and CUDA: Unlocking the Power of Parallel Computing. arxiv:https:\/\/arXiv.org\/abs\/2410.05686\u00a0[cs.DC] https:\/\/arxiv.org\/abs\/2410.05686"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","unstructured":"Reoma Matsuo Toru Koizumi Hidetsugu Irie Shuichi Sakai and Ryota Shioya. 2024. TURBULENCE: Complexity-Effective Out-of-Order Execution on GPU With Distance-Based ISA. IEEE Computer Architecture Letters 23 2 (2024) 175\u2013178. 10.1109\/LCA.2023.3289317","DOI":"10.1109\/LCA.2023.3289317"},{"key":"e_1_3_3_1_17_2","unstructured":"C Nvidia. 2018. Nvidia turing gpu architecture. NVIDIA Whitepaper 1 (2018)."},{"key":"e_1_3_3_1_18_2","volume-title":"NVIDIA A100 Tensor Core GPU Architecture (Ampere)","author":"Corporation NVIDIA","year":"2020","unstructured":"NVIDIA Corporation. 2020. NVIDIA A100 Tensor Core GPU Architecture (Ampere). Whitepaper V1.0. NVIDIA Corporation. https:\/\/images.nvidia.com\/aem-dam\/en-zz\/Solutions\/data-center\/nvidia-ampere-architecture-whitepaper.pdf"},{"key":"e_1_3_3_1_19_2","volume-title":"CUDA C++ Programming Guide","author":"Corporation NVIDIA","year":"2023","unstructured":"NVIDIA Corporation. 2023. CUDA C++ Programming Guide. NVIDIA. https:\/\/docs.nvidia.com\/cuda\/cuda-c-programming-guide\/index.html Online; accessed 2026-01-26."},{"key":"e_1_3_3_1_20_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"key":"e_1_3_3_1_21_2","doi-asserted-by":"publisher","unstructured":"Satyabrata Sarangi and Bevan Baas. 2021. DeepScaleTool : A Tool for the Accurate Estimation of Technology Scaling in the Deep-Submicron Era. 1\u20135. 10.1109\/ISCAS51556.2021.9401196","DOI":"10.1109\/ISCAS51556.2021.9401196"},{"key":"e_1_3_3_1_22_2","volume-title":"Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing","author":"Stratton John\u00a0A","year":"2012","unstructured":"John\u00a0A Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen Chang, Nasser Anssari, Geng\u00a0Daniel Liu, and Wen mei W\u00a0Hwu. 2012. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Technical report. University of Illinois."},{"key":"e_1_3_3_1_23_2","unstructured":"Synopsys Inc.2024. Design Compiler User Guide. Synopsys Documentation. Proprietary tool."},{"key":"e_1_3_3_1_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/SC41406.2024.00007"},{"key":"e_1_3_3_1_25_2","doi-asserted-by":"publisher","unstructured":"Chao Yu Yuebin Bai and Rui Wang. 2021. MIPSGPU: Minimizing Pipeline Stalls for GPUs With Non-Blocking Execution. IEEE Trans. Comput. 70 11 (2021) 1804\u20131816. 10.1109\/TC.2020.3026043","DOI":"10.1109\/TC.2020.3026043"},{"key":"e_1_3_3_1_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751234"}],"event":{"name":"CF '26: Proceedings of the 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801487.3801823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:09:48Z","timestamp":1782544188000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801487.3801823"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":25,"alternative-id":["10.1145\/3801487.3801823","10.1145\/3801487"],"URL":"https:\/\/doi.org\/10.1145\/3801487.3801823","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-06-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}