{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:47:10Z","timestamp":1782546430115,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801487.3801835","type":"proceedings-article","created":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:05:47Z","timestamp":1782543947000},"page":"71-79","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Threads or Vectors? Evaluating SPMD and Vector Accelerators for Resource Constrained RISC-V Architectures"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-7092-6227","authenticated-orcid":false,"given":"Amirhossein","family":"Kiamarzi","sequence":"first","affiliation":[{"name":"University of Bologna, Bologna, BO, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9726-7718","authenticated-orcid":false,"given":"Samuele","family":"Colmi","sequence":"additional","affiliation":[{"name":"Chips-IT, Pavia, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8248-5731","authenticated-orcid":false,"given":"Yvan","family":"Tortorella","sequence":"additional","affiliation":[{"name":"Chips-IT, Bologna, BO, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7495-6895","authenticated-orcid":false,"given":"Angelo","family":"Garofalo","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, BO, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0651-5393","authenticated-orcid":false,"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, BO, Italy and Chips-IT, Bologna, BO, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9221-4633","authenticated-orcid":false,"given":"Giuseppe","family":"Tagliavini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, BO, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,27]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"crossref","unstructured":"P. Albertos et\u00a0al. 2025. Linear Algebra Based Tracking Control of a Drone. IET Control Theory & Applications 19 1 (2025).","DOI":"10.1049\/cth2.70074"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3508352.3549367"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"crossref","unstructured":"Jie Chen Igor Loi Eric Flamand Giuseppe Tagliavini Luca Benini and Davide Rossi. 2023. Scalable Hierarchical Instruction Cache for Ultralow-Power Processors Clusters. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2023) 1\u201314. Conference Name: IEEE Transactions on Very Large Scale Integration (VLSI) Systems.","DOI":"10.1109\/TVLSI.2022.3228336"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1145\/2934495.2934497"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"crossref","unstructured":"Frederica Darema David\u00a0A. George Ralph\u00a0F. Norton and Gregory\u00a0F. Pfister. 1988. A Single-Program-Multiple-Data Computational Model for EPEX\/FORTRAN. Parallel Comput. 7 1 (1988) 11\u201324.","DOI":"10.1016\/0167-8191(88)90094-4"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277935"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Michael\u00a0J. Flynn. 1972. Some Computer Organizations and Their Effectiveness. IEEE Trans. Comput. C-21 9 (1972) 948\u2013960.","DOI":"10.1109\/TC.1972.5009071"},{"key":"e_1_3_3_2_9_2","unstructured":"Angelo Garofalo Alessandro Ottaviano Matteo Perotti Thomas Benz Yvan Tortorella Robert Balas Michael Rogenmoser Chi Zhang Luca Bertaccini Nils Wistoff Maicol Ciani Cyril Koenig Mattia Sinigaglia Luca Valente Paul Scheffler Manuel Eggimann Matheus Cavalcante Francesco Restuccia Alessandro Biondi Francesco Conti Frank\u00a0K. Gurkaynak Davide Rossi and Luca Benini. 2025. A Reliable Time-Predictable Heterogeneous SoC for AI-Enhanced Mixed-Criticality Edge Applications. arxiv:https:\/\/arXiv.org\/abs\/2502.18953\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2502.18953"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Michael Gautschi Pasquale\u00a0Davide Schiavone Andreas Traber Igor Loi Antonio Pullini Davide Rossi Eric Flamand Frank\u00a0K. G\u00fcrkaynak and Luca Benini. 2017. Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25 10 (Oct. 2017) 2700\u20132713.","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"e_1_3_3_2_11_2","unstructured":"Amirhossein Kiamarzi Amirhossein Moallemi Federica Zonzini Davide Brunelli Davide Rossi and Giuseppe Tagliavini. 2025. Parallelization is All System Identification Needs: End-to-end Vibration Diagnostics on a multi-core RISC-V edge device. arxiv:https:\/\/arXiv.org\/abs\/2504.04884\u00a0[eess.SP] https:\/\/arxiv.org\/abs\/2504.04884"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Erik Lindholm John Nickolls Stuart\u00a0F. Oberman and John Montrym. 2008. NVIDIA Tesla: A Unified Graphics and Computing Architecture. IEEE Micro 28 2 (2008) 39\u201355.","DOI":"10.1109\/MM.2008.31"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"John Nickolls Ian Buck Michael Garland and Kevin Skadron. 2008. Scalable Parallel Programming with CUDA. ACM Queue 6 2 (2008) 40\u201353.","DOI":"10.1145\/1365490.1365500"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"John\u00a0D. Owens Mike Houston David Luebke Simon Green John\u00a0E. Stone and James\u00a0C. Phillips. 2007. A Survey of General-Purpose Computation on Graphics Hardware. Computer Graphics Forum 26 1 (2007) 80\u2013113.","DOI":"10.1111\/j.1467-8659.2007.01012.x"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"crossref","unstructured":"Matteo Perotti Samuel Riedel Matheus Cavalcante and Luca Benini. 2025. Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 44 7 (2025) 2488\u20132502.","DOI":"10.1109\/TCAD.2025.3528349"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"crossref","unstructured":"Davide Rossi Francesco Conti Manuel Eggiman Alfio Di\u00a0Mauro Giuseppe Tagliavini Stefan Mach Marco Guermandi Antonio Pullini Igor Loi Jie Chen et\u00a0al. 2021. Vega: A ten-core SoC for IoT endnodes with DNN acceleration and cognitive wake-up from MRAM-based state-retentive sleep mode. IEEE Journal of Solid-State Circuits 57 1 (2021) 127\u2013139.","DOI":"10.1109\/JSSC.2021.3114881"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477325"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Nicol\u00a0N. Schraudolph. 1999. A Fast Compact Approximation of the Exponential Function. Neural Computation 11 4 (1999) 853\u2013862.","DOI":"10.1162\/089976699300016467"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"crossref","unstructured":"Vivienne Sze Yu-Hsin Chen Tien-Ju Yang and Joel Emer. 2017. Efficient Processing of Deep Neural Networks: A Tutorial and Survey. Proc. IEEE 105 12 (2017) 2295\u20132329.","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_3_3_2_20_2","unstructured":"UCI Machine Learning Repository. 2026. Banknote Authentication. Dataset. Accessed 2026-01-08. Available at: https:\/\/archive.ics.uci.edu\/ml\/datasets\/banknote+authentication."},{"key":"e_1_3_3_2_21_2","unstructured":"UCI Machine Learning Repository. 2026. Breast Cancer Wisconsin (Diagnostic). Dataset. Accessed 2026-01-08. Available at: https:\/\/archive.ics.uci.edu\/ml\/datasets\/breast+cancer+wisconsin+(diagnostic)."},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.26615\/978-954-452-098-4-093"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"crossref","unstructured":"Florian Zaruba Fabian Schuiki Torsten Hoefler and Luca Benini. 2021. Snitch: A Tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads. IEEE Trans. Comput. 70 11 (Nov. 2021) 1845\u20131860.","DOI":"10.1109\/TC.2020.3027900"}],"event":{"name":"CF '26: Proceedings of the 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801487.3801835","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:10:04Z","timestamp":1782544204000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801487.3801835"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":22,"alternative-id":["10.1145\/3801487.3801835","10.1145\/3801487"],"URL":"https:\/\/doi.org\/10.1145\/3801487.3801835","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-06-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}