{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:47:18Z","timestamp":1782546438402,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":3,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"The National Key R&D Program of China","award":["2024YFB4505201"],"award-info":[{"award-number":["2024YFB4505201"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801487.3805605","type":"proceedings-article","created":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:05:47Z","timestamp":1782543947000},"page":"333-334","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["POSTER: A Chip-level Monitoring Framework for Enhancing PCIe Observability"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0000-3459-3607","authenticated-orcid":false,"given":"Haobin","family":"Zheng","sequence":"first","affiliation":[{"name":"School of Informatics, Xiamen University, Xiamen, Fujian, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,27]]},"reference":[{"key":"e_1_3_3_1_2_2","volume-title":"LeCroy Summit T516 Protocol Analyzer for PCI Express 5.0","unstructured":"[n. d.]. LeCroy Summit T516 Protocol Analyzer for PCI Express 5.0. https:\/\/www.teledynelecroy.com\/protocolanalyzer\/pci-express-summit-t516."},{"key":"e_1_3_3_1_3_2","first-page":"90","volume-title":"2022 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"al. Tessil\u00a0Thomas et","year":"2022","unstructured":"Tessil\u00a0Thomas et al.2022. Left-shifter: A pre-silicon framework for usage model based performance verification of the PCIe interface in server processor system on chips. In 2022 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). IEEE, 90\u201398."},{"key":"e_1_3_3_1_4_2","first-page":"141","volume-title":"17th USENIX Symposium on Networked Systems Design and Implementation (NSDI 20)","author":"al. Yohei\u00a0Kuga et","year":"2020","unstructured":"Yohei\u00a0Kuga et al.2020. { NetTLP} : A Development Platform for { PCIe} devices in Software Interacting with Hardware. In 17th USENIX Symposium on Networked Systems Design and Implementation (NSDI 20). 141\u2013155."}],"event":{"name":"CF '26: Proceedings of the 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801487.3805605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:13:31Z","timestamp":1782544411000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801487.3805605"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":3,"alternative-id":["10.1145\/3801487.3805605","10.1145\/3801487"],"URL":"https:\/\/doi.org\/10.1145\/3801487.3805605","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-06-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}