{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:47:03Z","timestamp":1782546423431,"version":"3.54.5"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100020507","name":"DARE","doi-asserted-by":"publisher","award":["101143421"],"award-info":[{"award-number":["101143421"]}],"id":[{"id":"10.13039\/100020507","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ICSC Spoke Future HPC","award":["CN00000013"],"award-info":[{"award-number":["CN00000013"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801487.3806067","type":"proceedings-article","created":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:05:47Z","timestamp":1782543947000},"page":"232-240","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["AME-PIM: Can Memory be Your Next Tensor Accelerator?"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-7182-505X","authenticated-orcid":false,"given":"Emanuele","family":"Venieri","sequence":"first","affiliation":[{"name":"University of Bologna, Bologna, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1797-1893","authenticated-orcid":false,"given":"Simone","family":"Manoni","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-4890-3268","authenticated-orcid":false,"given":"Alberto","family":"Florian","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5623-6985","authenticated-orcid":false,"given":"Jaehyun","family":"Park","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8094-9843","authenticated-orcid":false,"given":"Kyomin","family":"Sohn","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1148-2450","authenticated-orcid":false,"given":"Andrea","family":"Bartolini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,27]]},"reference":[{"key":"e_1_3_3_1_2_2","unstructured":"Arm Ltd.2024. Arm Scalable Matrix Extension (SME) Introduction. https:\/\/developer.arm.com\/community\/arm-community-blogs\/b\/architectures-and-processors-blog\/posts\/arm-scalable-matrix-extension-introduction. Accessed: 2026-01-26."},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/3706594.3726978"},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/PanPacific.2016.7428425"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM60383.2024.00027"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"publisher","DOI":"10.1145\/3767110.3767121"},{"key":"e_1_3_3_1_7_2","unstructured":"Intel Corporation. 2023. Intel\u00ae Architecture Instruction Set Extensions and Future Features Programming Reference. https:\/\/cdrdv2-public.intel.com\/836496\/architecture-instruction-set-extensions-programming-reference.pdf. Includes Intel AMX architectural overview and instructions. Accessed: 2026-01-26."},{"key":"e_1_3_3_1_8_2","unstructured":"JEDEC Solid State Technology Association. 2013. High Bandwidth Memory (HBM) DRAM. JESD235. www.jedec.org Standard document available from www.jedec.org."},{"key":"e_1_3_3_1_9_2","unstructured":"Zhe Jia Marco Maggioni Benjamin Staiger and Daniele\u00a0P Scarpazza. 2018. Dissecting the NVIDIA volta GPU architecture via microbenchmarking. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/1804.06826 (2018)."},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3490422.3502355"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3721145.3735111"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2014.7478812"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567191"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365862"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"e_1_3_3_1_16_2","unstructured":"RISC-V International. 2024. Enhancing the Future of AI\/ML with Attached Matrix Extension. https:\/\/riscv.org\/blog\/enhancing-the-future-of-ai-ml-with-attached-matrix-extension\/. Accessed: 2026-01-22."},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","unstructured":"Kyomin Sohn Won-Joo Yun Reum Oh Chi-Sung Oh Seong-Young Seo Min-Sang Park Dong-Hak Shin Won-Chang Jung Sang-Hoon Shin Je-Min Ryu Hye-Seung Yu Jae-Hun Jung Hyunui Lee Seok-Yong Kang Young-Soo Sohn Jung-Hwan Choi Yong-Cheol Bae Seong-Jin Jang and Gyoyoung Jin. 2017. A 1.2 V 20 nm 307 GB\/s HBM DRAM With At-Speed Wafer-Level IO Test Scheme and Adaptive Refresh Considering Temperature Distribution. IEEE Journal of Solid-State Circuits 52 1 (2017) 250\u2013260. 10.1109\/JSSC.2016.2602221","DOI":"10.1109\/JSSC.2016.2602221"},{"key":"e_1_3_3_1_18_2","unstructured":"XuanTie RISC-V Team. 2024. RISC-V Matrix Specification Proposal. https:\/\/github.com\/XUANTIE-RV\/riscv-matrix-extension-spec. Version v0.6.0 2024-12-11: Draft."}],"event":{"name":"CF '26: Proceedings of the 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801487.3806067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,27]],"date-time":"2026-06-27T07:08:06Z","timestamp":1782544086000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801487.3806067"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":17,"alternative-id":["10.1145\/3801487.3806067","10.1145\/3801487"],"URL":"https:\/\/doi.org\/10.1145\/3801487.3806067","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-06-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}