{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T09:15:47Z","timestamp":1783674947567,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100018699","name":"HORIZON EUROPE Digital\u200c Industry and Space","doi-asserted-by":"publisher","award":["101070679"],"award-info":[{"award-number":["101070679"]}],"id":[{"id":"10.13039\/100018699","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014440","name":"Ministerio de Ciencia\u200c Innovaci\u00f3n y Universidades","doi-asserted-by":"publisher","award":["PID2024-155745OB-I00"],"award-info":[{"award-number":["PID2024-155745OB-I00"]}],"id":[{"id":"10.13039\/100014440","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100018699","name":"HORIZON EUROPE Digital\u200c Industry and Space","doi-asserted-by":"publisher","award":["101140087"],"award-info":[{"award-number":["101140087"]}],"id":[{"id":"10.13039\/100018699","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801488.3806232","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:14Z","timestamp":1783672814000},"page":"109-112","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware-Enforced Throughput Quotas for Mitigating Accelerator Interference in Mixed-Criticality SoCs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9074-8690","authenticated-orcid":false,"given":"Feng","family":"Chang","sequence":"first","affiliation":[{"name":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4475-5119","authenticated-orcid":false,"given":"Omar","family":"Alymlahi","sequence":"additional","affiliation":[{"name":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7019-5373","authenticated-orcid":false,"given":"Francisco","family":"Fuentes","sequence":"additional","affiliation":[{"name":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-6211-8819","authenticated-orcid":false,"given":"Eric","family":"Rufart","sequence":"additional","affiliation":[{"name":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8561-7795","authenticated-orcid":false,"given":"Sergi","family":"Alcaide","sequence":"additional","affiliation":[{"name":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7951-4028","authenticated-orcid":false,"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[{"name":"High-Performance Embedded Systems (HPES), Barcelona Supercomputing Center, Barcelona, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,7,10]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"Pablo Andreu Carles Hern\u00e1ndez Tom\u00e1s Picornell Pedro L\u00f3pez Sergi Alcaide Francisco Bas Pedro Benedicte Guillem Cabo Feng Chang Francisco Fuentes and Jaume Abella. 2022. End-to-End QoS for the Open Source Safety-Relevant RISC-V SELENE Platform. ArXiv abs\/2210.04683 (2022). https:\/\/api.semanticscholar.org\/CorpusID:252780034"},{"key":"e_1_3_3_2_3_2","volume-title":"ARM CoreLink QoS-400 Network-on-Chip Advanced Quality of Service","author":"Limited ARM","year":"2016","unstructured":"ARM Limited. 2016. ARM CoreLink QoS-400 Network-on-Chip Advanced Quality of Service. Technical Reference Manual. ARM."},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774515"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715155"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"crossref","unstructured":"Dakshina Dasari Vincent Nelis Benny Akesson Enrico Bini and Bj\u00f6rn Andersson. 2015. A framework for memory contention analysis in multi-core platforms. Real-Time Systems 52 3 (2015) 276\u2013331.","DOI":"10.1007\/s11241-015-9229-9"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"publisher","unstructured":"Francisco Fuentes Sergi Alcaide Raimon Casanova and Jaume Abella. 2024. SafeTI: A Hardware Traffic Injector for Complex MPSoC Platform Validation and Characterization. ACM Trans. Des. Autom. Electron. Syst. 30 1 Article 15 (Dec. 2024) 25\u00a0pages. 10.1145\/3703910","DOI":"10.1145\/3703910"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00066"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/RTAS.2013.6531079","volume-title":"2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)","author":"Yun Heechul","year":"2013","unstructured":"Heechul Yun, Gang Yao, Rodolfo Pellizzoni, Marco Caccamo, and Lui Sha. 2013. Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, 55\u201364."}],"event":{"name":"CF '26 Companion: 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801488.3806232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:20Z","timestamp":1783672820000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801488.3806232"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":9,"alternative-id":["10.1145\/3801488.3806232","10.1145\/3801488"],"URL":"https:\/\/doi.org\/10.1145\/3801488.3806232","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-07-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}