{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T09:16:01Z","timestamp":1783674961510,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Chips Joint Undertaking - Rigoletto","award":["101194371"],"award-info":[{"award-number":["101194371"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801488.3806235","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:14Z","timestamp":1783672814000},"page":"121-124","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating the Impact of a Vector Co-Processor on a Memory System through Hybrid Simulation"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-6363-7465","authenticated-orcid":false,"given":"J Parker","family":"Jones","sequence":"first","affiliation":[{"name":"TU Wien, Vienna, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0903-631X","authenticated-orcid":false,"given":"Daniel","family":"Mueller-Gritschneder","sequence":"additional","affiliation":[{"name":"TU Wien, Vienna, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,7,10]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"Colby Banbury Vijay\u00a0Janapa Reddi Peter Torelli Jeremy Holleman Nat Jeffries Csaba Kiraly Pietro Montino David Kanter Sebastian Ahmed Danilo Pau Urmish Thakker Antonio Torrini Peter Warden Jay Cordaro Giuseppe\u00a0Di Guglielmo Javier Duarte Stephen Gibellini Videet Parekh Honson Tran Nhan Tran Niu Wenxu and Xu Xuesong. 2021. MLPerf Tiny Benchmark. arxiv:https:\/\/arXiv.org\/abs\/2106.07597\u00a0[cs.LG] https:\/\/arxiv.org\/abs\/2106.07597"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","unstructured":"Nathan\u00a0L. Binkert Bradford\u00a0M. Beckmann Gabriel Black Steven\u00a0K. Reinhardt Ali\u00a0G. Saidi Arkaprava Basu Joel Hestness Derek Hower Tushar Krishna Somayeh Sardashti Rathijit Sen Korey Sewell Muhammad Shoaib\u00a0Bin Altaf Nilay Vaish Mark\u00a0D. Hill and David\u00a0A. Wood. 2011. The gem5 simulator. SIGARCH Comput. Archit. News 39 2 (2011) 1\u20137. 10.1145\/2024716.2024718","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3706594.3726978"},{"key":"e_1_3_3_2_5_2","unstructured":"Barcelona\u00a0Supercomputing Center. [n. d.]. cavatools. https:\/\/github.com\/phaa-eu\/cavatools. Accessed: 2026-03-15."},{"key":"e_1_3_3_2_6_2","unstructured":"RISC-V Collaboration. 2024. The RISC-V Instruction Set Manual Vol 1 Unpriveleged Architecture Version 20240411."},{"key":"e_1_3_3_2_7_2","unstructured":"Verilator Collaboration. 2026. Verilator. https:\/\/www.veripool.org\/verilator\/. Accessed: 2026-03-05."},{"key":"e_1_3_3_2_8_2","unstructured":"Robert David Jared Duke Advait Jain Vijay\u00a0Janapa Reddi Nat Jeffries Jian Li Nick Kreeger Ian Nappier Meghna Natraj Shlomi Regev Rocky Rhodes Tiezhen Wang and Pete Warden. 2021. TensorFlow Lite Micro: Embedded Machine Learning on TinyML Systems. arxiv:https:\/\/arXiv.org\/abs\/2010.08678\u00a0[cs.LG] https:\/\/arxiv.org\/abs\/2010.08678"},{"key":"e_1_3_3_2_9_2","unstructured":"OpenHW Group. [n. d.]. CVA6 RISC-V CPU. https:\/\/github.com\/openhwgroup\/cva6. Accessed: 2026-03-05."},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/Austrochip67945.2025.11183718"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3472456.3472461"},{"key":"e_1_3_3_2_12_2","unstructured":"Jason Lowe-Power Abdul\u00a0Mutaal Ahmad Ayaz Akram Mohammad Alian Rico Amslinger Matteo Andreozzi Adri\u00e0 Armejach Nils Asmussen Srikant Bharadwaj Gabe Black Gedare Bloom Bobby\u00a0R. Bruce Daniel\u00a0Rodrigues Carvalho Jer\u2019onimo Castrill\u2019on Lizhong Chen Nicolas Derumigny Stephan Diestelhorst Wendy Elsasser Marjan Fariborz Amin\u00a0Farmahini Farahani Pouya Fotouhi Ryan Gambord Jayneel Gandhi Dibakar Gope Thomas Grass Bagus Hanindhito Andreas Hansson Swapnil Haria Austin Harris Timothy Hayes Adrian Herrera Matthew Horsnell Syed Ali\u00a0Raza Jafri Radhika Jagtap Hanhwi Jang Reiley Jeyapaul Timothy\u00a0M. Jones Matthias Jung Subash Kannoth Hamidreza Khaleghzadeh Yuetsu Kodama Tushar Krishna Tommaso Marinelli Christian Menard Andrea Mondelli Tiago M\"uck Omar Naji Krishnendra Nathella Hoa Nguyen Nikos Nikoleris Lena\u00a0E. Olson Marc\u00a0S. Orr Binh Pham Pablo Prieto Trivikram Reddy Alec Roelke Mahyar Samani Andreas Sandberg Javier Setoain Boris Shingarov Matthew\u00a0D. Sinclair Tuan Ta Rahul Thakur Giacomo Travaglini Michael Upton Nilay Vaish Ilias Vougioukas Zhengrong Wang Norbert Wehn Christian Weis David\u00a0A. Wood Hongil Yoon and \u2019Eder F.\u00a0Zulian. 2020. The gem5 Simulator: Version 20.0+. CoRR abs\/2007.03152 (2020). arXiv:https:\/\/arXiv.org\/abs\/2007.03152https:\/\/arxiv.org\/abs\/2007.03152"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/asap54787.2022.00017"},{"key":"e_1_3_3_2_14_2","unstructured":"Anh\u00a0Kiet Pham Van\u00a0Truong Vo Vu\u00a0Trung\u00a0Duong Le Tuan\u00a0Hai Vu Hoai\u00a0Luan Pham Van\u00a0Tinh Nguyen and Yasuhiko Nakashima. 2026. Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security. arxiv:https:\/\/arXiv.org\/abs\/2602.04415\u00a0[cs.AR] https:\/\/arxiv.org\/abs\/2602.04415"},{"key":"e_1_3_3_2_15_2","volume-title":"33rd Euromicro Conference on Real-Time Systems (ECRTS 2021)","author":"Platzer Michael","year":"2021","unstructured":"Michael Platzer and Peter Puschner. 2021. Vicuna: A Timing-Predictable RISC-V Vector Coprocessor for Scalable Parallel Computation. In 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021). https:\/\/drops.dagstuhl.de\/opus\/volltexte\/2021\/13932"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/icpads63350.2024.00099"},{"key":"e_1_3_3_2_17_2","unstructured":"Texas\u00a0A&M University. [n. d.]. ChampSim. https:\/\/github.com\/ChampSim\/ChampSim. Accessed: 2026-03-15."}],"event":{"name":"CF '26 Companion: 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801488.3806235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:37Z","timestamp":1783672837000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801488.3806235"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":16,"alternative-id":["10.1145\/3801488.3806235","10.1145\/3801488"],"URL":"https:\/\/doi.org\/10.1145\/3801488.3806235","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-07-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}