{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T09:15:52Z","timestamp":1783674952149,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/legalcode"}],"funder":[{"name":"Chip Chair UPM-INDRA (CAUPIME)","award":["TSI 069100-2023-0016"],"award-info":[{"award-number":["TSI 069100-2023-0016"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801488.3806237","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:14Z","timestamp":1783672814000},"page":"129-132","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["An Embedded RISC-V Vector Extension for Edge-Oriented Acceleration"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-8552-3515","authenticated-orcid":false,"given":"Ane","family":"Corral","sequence":"first","affiliation":[{"name":"Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2838-9288","authenticated-orcid":false,"given":"I\u00f1igo","family":"D\u00edez de Ulzurrun","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6326-743X","authenticated-orcid":false,"given":"Alfonso","family":"Rodr\u00edguez","sequence":"additional","affiliation":[{"name":"Universidad Polit\u00e9cnica de Madrid, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-4420-6798","authenticated-orcid":false,"given":"Sergio","family":"Hern\u00e1ndez","sequence":"additional","affiliation":[{"name":"Indra Sistemas, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9589-3109","authenticated-orcid":false,"given":"Eduardo","family":"Casanueva","sequence":"additional","affiliation":[{"name":"Indra Sistemas, Madrid, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,7,10]]},"reference":[{"key":"e_1_3_3_2_2_2","unstructured":"Colby Banbury Vijay\u00a0Janapa Reddi Peter Torelli Jeremy Holleman Nat Jeffries Csaba Kiraly Pietro Montino David Kanter Sebastian Ahmed Danilo Pau et\u00a0al. 2021. MLPerf Tiny Benchmark. Proceedings of the Neural Information Processing Systems Track on Datasets and Benchmarks (2021)."},{"key":"e_1_3_3_2_3_2","unstructured":"Matheus Cavalcante Matteo Perotti Samuel Riedel and Luca Benini. 2023. Spatz: Clustering Compact RISC-V-Based Vector Units to Maximize Computing Efficiency. (Sept. 2023). arxiv:https:\/\/arXiv.org\/abs\/2309.10137\u00a0[cs.AR]"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","unstructured":"Jefferson Jones Philipp Kempen and Daniel Mueller-Gritschneder. 2025. Vicuna2.0: RISC-V Embedded Vector Unit with Half-Precision Floating-Point Support for TinyML. 69\u201372. 10.1109\/Austrochip67945.2025.11183718","DOI":"10.1109\/Austrochip67945.2025.11183718"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI65124.2025.11130281"},{"key":"e_1_3_3_2_6_2","unstructured":"OpenHW Group. 2020. Open Bus Interface (OBI) v1.0 Documentation. https:\/\/github.com\/openhwgroup\/obi\/blob\/main\/OBI-v1.0.pdf. Accessed: 2026-01-10."},{"key":"e_1_3_3_2_7_2","unstructured":"OpenHW Group. 2024. Core-V eXtension Interface (CV-X-IF). https:\/\/docs.openhwgroup.org\/projects\/openhw-group-core-v-xif\/en\/latest\/preface.html."},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","unstructured":"Matteo Perotti Matheus Cavalcante Renzo Andri Lukas Cavigelli and Luca Benini. 2024. Ara2: Exploring Single- and Multi-Core Vector Processing With an Efficient RVV 1.0 Compliant Open-Source Processor. IEEE Trans. Comput. 73 7 (2024) 1822\u20131836. 10.1109\/TC.2024.3388896","DOI":"10.1109\/TC.2024.3388896"},{"key":"e_1_3_3_2_9_2","volume-title":"The RISC-V Instruction Set Manual, Volume I: Unprivileged Architecture","author":"International RISC-V","year":"2025","unstructured":"RISC-V International. 2025. The RISC-V Instruction Set Manual, Volume I: Unprivileged Architecture. Technical Report. https:\/\/docs.riscv.org\/reference\/isa\/_attachments\/riscv-unprivileged.pdf Technical Specification, Ratified State, Version 20250508."}],"event":{"name":"CF '26 Companion: 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801488.3806237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:50Z","timestamp":1783672850000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801488.3806237"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":8,"alternative-id":["10.1145\/3801488.3806237","10.1145\/3801488"],"URL":"https:\/\/doi.org\/10.1145\/3801488.3806237","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-07-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}