{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T09:15:57Z","timestamp":1783674957269,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801488.3806238","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:14Z","timestamp":1783672814000},"page":"133-136","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Matrix Extensions for the RISC-V ISA"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7029-6327","authenticated-orcid":false,"given":"Jose","family":"Moreira","sequence":"first","affiliation":[{"name":"IBM Research, Yorktown Heights, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0754-3975","authenticated-orcid":false,"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[{"name":"SiFive, Santa Clara, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2314-443X","authenticated-orcid":false,"given":"Nicolas","family":"Brunie","sequence":"additional","affiliation":[{"name":"SiFive, Santa Clara, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0052-3462","authenticated-orcid":false,"given":"Greg","family":"Favor","sequence":"additional","affiliation":[{"name":"Qualcomm, Santa Clara, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0655-7136","authenticated-orcid":false,"given":"Erich","family":"Focht","sequence":"additional","affiliation":[{"name":"Openchip, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-9134-8401","authenticated-orcid":false,"given":"Derek","family":"Hower","sequence":"additional","affiliation":[{"name":"Qualcomm, Raleigh, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-7804-2672","authenticated-orcid":false,"given":"Luca","family":"Maroncelli","sequence":"additional","affiliation":[{"name":"Qualcomm, Austin, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7319-748X","authenticated-orcid":false,"given":"Philipp","family":"Tomsich","sequence":"additional","affiliation":[{"name":"VRULL GmbH, Vienna, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-3587-4612","authenticated-orcid":false,"given":"Andrew","family":"Waterman","sequence":"additional","affiliation":[{"name":"SiFive, Santa Clara, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-4408-219X","authenticated-orcid":false,"given":"Bing","family":"Yu","sequence":"additional","affiliation":[{"name":"Andes Technology, San Jose, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-5177-2821","authenticated-orcid":false,"given":"Siqi","family":"Zhao","sequence":"additional","affiliation":[{"name":"Alibaba Inc, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,7,10]]},"reference":[{"key":"e_1_3_3_1_2_2","volume-title":"The Scalable Matrix Extension (SME), for Armv9-A","year":"2024","unstructured":"Arm Ltd. 2024. The Scalable Matrix Extension (SME), for Armv9-A. Arm Ltd. https:\/\/developer.arm.com\/documentation\/ddi0616\/latest\/ Architecture Reference Manual Supplement, DDI 0616."},{"key":"e_1_3_3_1_3_2","doi-asserted-by":"publisher","unstructured":"Kazushige Goto and Robert\u00a0A. van\u00a0de Geijn. 2008. Anatomy of High-Performance Matrix Multiplication. ACM Trans. Math. Software 34 3 (2008) 12:1\u201312:25. 10.1145\/1356052.1356053","DOI":"10.1145\/1356052.1356053"},{"key":"e_1_3_3_1_4_2","volume-title":"Intel Architecture Instruction Set Extensions and Future Features Programming Reference","year":"2025","unstructured":"Intel Corporation 2025. Intel Architecture Instruction Set Extensions and Future Features Programming Reference. Intel Corporation. https:\/\/cdrdv2-public.intel.com\/859029\/319433-058-architecture-instruction-set-extensions-programming-reference.pdf"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"publisher","unstructured":"Jos\u00e9\u00a0E. Moreira Kit Barton Steven Battle Peter Bergner Ramon Bertran Puneeth Bhat Pedro Caldeira David Edelsohn Gordon Fossum Brad Frey Nemanja Ivanovic Chip Kerchner Vincent Lim Shakti Kapoor Tulio\u00a0Machado Filho Silvia\u00a0Melitta Mueller Brett Olsson Satish Sadasivam Baptiste Saleil Bill Schmidt Rajalakshmi Srinivasaraghavan Shricharan Srivatsan Brian Thompto Andreas Wagner and Nelson Wu. 2021. A Matrix Math Facility for Power ISA(TM) Processors. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2104.03142 (2021). 10.48550\/arXiv.2104.03142","DOI":"10.48550\/arXiv.2104.03142"},{"key":"e_1_3_3_1_6_2","volume-title":"RISC-V \u201cV\u201d Vector Extension, Version 1.0","year":"2021","unstructured":"RISC-V International 2021. RISC-V \u201cV\u201d Vector Extension, Version 1.0. RISC-V International. https:\/\/lists.riscv.org\/g\/tech-vector-ext\/attachment\/691\/0\/riscv-v-spec-1.0.pdf"},{"key":"e_1_3_3_1_7_2","volume-title":"The RISC-V Instruction Set Manual, Volume I: Unprivileged Architecture","author":"Waterman Andrew","year":"2024","unstructured":"Andrew Waterman and Krste Asanovi\u0107. 2024. The RISC-V Instruction Set Manual, Volume I: Unprivileged Architecture. https:\/\/lists.riscv.org\/g\/sig-documentation\/attachment\/499\/0\/riscv-unprivileged.pdf Version 20240411."}],"event":{"name":"CF '26 Companion: 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801488.3806238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:48Z","timestamp":1783672848000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801488.3806238"}},"subtitle":["Invited Paper"],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":6,"alternative-id":["10.1145\/3801488.3806238","10.1145\/3801488"],"URL":"https:\/\/doi.org\/10.1145\/3801488.3806238","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-07-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}