{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T09:16:14Z","timestamp":1783674974328,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/legalcode"}],"funder":[{"name":"German Federal Ministry of Research\u200c Technology and Space","award":["16ME0139"],"award-info":[{"award-number":["16ME0139"]}]},{"name":"German Federal Ministry of Research\u200c Technology and Space","award":["16ME0901"],"award-info":[{"award-number":["16ME0901"]}]},{"name":"German Federal Ministry of Research\u200c Technology and Space","award":["16ME0135"],"award-info":[{"award-number":["16ME0135"]}]},{"name":"Chips JU","award":["101095947"],"award-info":[{"award-number":["101095947"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801488.3807976","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:14Z","timestamp":1783672814000},"page":"241-246","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Advances in Instruction Compression and Memory Footprint Reduction for RISC-V"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3182-4929","authenticated-orcid":false,"given":"Stefan","family":"Wallentowitz","sequence":"first","affiliation":[{"name":"HM Munich University of Applied Sciences, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9183-6985","authenticated-orcid":false,"given":"Andreas","family":"Hager-Clukas","sequence":"additional","affiliation":[{"name":"HM Munich University of Applied Sciences, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6215-8220","authenticated-orcid":false,"given":"Alessio","family":"Burrello","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Turin, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2872-7071","authenticated-orcid":false,"given":"Daniele","family":"Jahier Pagliari","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Turin, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-6617-5230","authenticated-orcid":false,"given":"Tammo","family":"M\u00fcrmann","sequence":"additional","affiliation":[{"name":"TU Darmstadt, Darmstadt, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-3098-3177","authenticated-orcid":false,"given":"Markus","family":"Scheck","sequence":"additional","affiliation":[{"name":"TU Darmstadt, Darmstadt, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1164-3082","authenticated-orcid":false,"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[{"name":"TU Darmstadt, Darmstadt, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4000-6207","authenticated-orcid":false,"given":"Sallar","family":"Ahmadi-Pour","sequence":"additional","affiliation":[{"name":"Universit\u00e4t Bremen, Bremen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9872-1740","authenticated-orcid":false,"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Universit\u00e4t Bremen, Bremen, Germany and DFKI GmbH, Bremen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,7,10]]},"reference":[{"key":"e_1_3_3_2_2_2","first-page":"1","volume-title":"MBMV 2021; 24th Workshop","author":"Ahmadi-Pour Sallar","year":"2021","unstructured":"Sallar Ahmadi-Pour, Vladimir Herdt, and Rolf Drechsler. 2021. Constrained random verification for risc-v: Overview, evaluation and discussion. In MBMV 2021; 24th Workshop. VDE, 1\u20138."},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"publisher","unstructured":"Mohamed Amine\u00a0Hamdi Francesco Daghero Giuseppe Maria\u00a0Sarda Josse Van\u00a0Delm Arne Symons Luca Benini Marian Verhelst Daniele Jahier\u00a0Pagliari and Alessio Burrello. 2025. MATCH: Model-Aware TVM-Based Compilation for Heterogeneous Edge Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 44 10 (2025) 3844\u20133857. 10.1109\/TCAD.2025.3556967","DOI":"10.1109\/TCAD.2025.3556967"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406901"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDL56239.2022.9925661"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137202"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"Niklas Bruns Vladimir Herdt Daniel Gro\u00dfe and Rolf Drechsler. 2021. Toward RISC-V CSR Compliance Testing. IEEE Embedded Systems Letters 13 4 (2021) 202\u2013205.","DOI":"10.1109\/LES.2021.3077368"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1145\/3526241.3530340"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774771"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530432"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-78377-7_8"},{"key":"e_1_3_3_2_12_2","volume-title":"International Conference on Architecture of Computing Systems","author":"Hager-Clukas Andreas","year":"2026","unstructured":"Andreas Hager-Clukas, Frans Skarman, and Stefan Wallentowitz. 2026. Prototyping RISC-V 48-bit Instructions for Improved Code Density. In International Conference on Architecture of Computing Systems. Springer Nature Switzerland."},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Oliver Hahm Emmanuel Baccelli Hauke Petersen and Nicolas Tsiftes. 2015. Operating systems for low-end devices in the internet of things: a survey. IEEE Internet of Things Journal 3 5 (2015) 720\u2013734.","DOI":"10.1109\/JIOT.2015.2505901"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Vladimir Herdt and Rolf Drechsler. 2022. Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation verification and challenges. Science China Information Sciences 65 1 (2022) 110201.","DOI":"10.1007\/s11432-020-3308-4"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218629"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-59152-6_31"},{"key":"e_1_3_3_2_17_2","first-page":"995","volume-title":"DATE","author":"Herdt Vladimir","year":"2020","unstructured":"Vladimir Herdt, Daniel Gro\u00dfe, and Rolf Drechsler. 2020. Towards Specification and Testing of RISC-V ISA Compliance.. In DATE. 995\u2013998."},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"crossref","unstructured":"Vladimir Herdt Daniel Gro\u00dfe Pascal Pieper and Rolf Drechsler. 2020. RISC-V based virtual prototype: An extensible and configurable platform for the system-level. Journal of Systems Architecture 109 (2020) 101756.","DOI":"10.1016\/j.sysarc.2020.101756"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431584"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"publisher","unstructured":"Sheayun Lee Andreas Ermedahl Sang\u00a0Lyul Min and Naehyuck Chang. 2001. An Accurate Instruction-Level Energy Consumption Model for Embedded RISC Processors. SIGPLAN Not. 36 8 (Aug. 2001) 1\u201310. 10.1145\/384196.384201","DOI":"10.1145\/384196.384201"},{"key":"e_1_3_3_2_21_2","unstructured":"Julian Oppermann Brindusa\u00a0Mihaela Damian-Kosterhon Florian Meisel Tammo M\u00fcrmann Philipp M\u00fcller Eyck Jentzsch and Andreas Koch. 2024. Longnail: Hardware Synthesis of CoreDSL Custom Instructions for MCU- and Application-Class Cores. Poster presented at RISC-V Summit North America 2024."},{"key":"e_1_3_3_2_22_2","volume-title":"Workshop on Computer Architecture Research with RISC-V (CARRV 2020)","author":"Perotti Matteo","year":"2020","unstructured":"Matteo Perotti, Pasquale\u00a0D Schiavone, Giuseppe Tagliavini, Davide Rossi, Tariq Kurd, Mark Hill, Liu Yingying, and Luca Benini. 2020. HW\/SW approaches for RISC-V code size reduction. In Workshop on Computer Architecture Research with RISC-V (CARRV 2020)."},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"crossref","unstructured":"Karl\u00a0Aaron Rudkowski Sallar Ahmadi-Pour and Rolf Drechsler. 2025. Comparing Methods for the Cross-Level Verification of SystemC Peripherals with Symbolic Execution. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2025).","DOI":"10.1109\/DDECS63720.2025.11006790"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/FDL53530.2021.9568384"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712570"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-19992-9_5"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"crossref","unstructured":"S\u00f6ren Tempel Vladimir Herdt and Rolf Drechsler. 2022. SymEx-VP: An open source virtual prototype for OS-agnostic concolic testing of IoT firmware. Journal of Systems Architecture 126 (2022) 102456.","DOI":"10.1016\/j.sysarc.2022.102456"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"crossref","unstructured":"S\u00f6ren Tempel Vladimir Herdt and Rolf Drechsler. 2022. Towards Quantification and Visualization of the Effects of Concretization During Concolic Testing. IEEE Embedded Systems Letters 14 4 (2022) 195\u2013198.","DOI":"10.1109\/LES.2022.3171603"},{"key":"e_1_3_3_2_29_2","volume-title":"Design of the RISC-V Instruction Set Architecture","author":"Waterman Andrew\u00a0Shell","year":"2016","unstructured":"Andrew\u00a0Shell Waterman. 2016. Design of the RISC-V Instruction Set Architecture. University of California, Berkeley."}],"event":{"name":"CF '26 Companion: 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801488.3807976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:41:40Z","timestamp":1783672900000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801488.3807976"}},"subtitle":["Invited Paper"],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":28,"alternative-id":["10.1145\/3801488.3807976","10.1145\/3801488"],"URL":"https:\/\/doi.org\/10.1145\/3801488.3807976","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-07-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}