{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T09:16:29Z","timestamp":1783674989972,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,5,19]],"date-time":"2026-05-19T00:00:00Z","timestamp":1779148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"BMFTR\u200c EU Horizon-KDT (ISOLDE)","award":["16MEE0333A"],"award-info":[{"award-number":["16MEE0333A"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,5,19]]},"DOI":"10.1145\/3801488.3807977","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:40:14Z","timestamp":1783672814000},"page":"247-252","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Lessons Learned from Sub-32-Bit RISC-V Core Implementations"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0820-6615","authenticated-orcid":false,"given":"Mohamed","family":"Badawy","sequence":"first","affiliation":[{"name":"Infineon Technologies AG, Munich, Germany and Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-4796-9622","authenticated-orcid":false,"given":"Natalie","family":"Simson","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Munich, Germany and Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4810-8312","authenticated-orcid":false,"given":"Meinhard","family":"Kissich","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-8983-0581","authenticated-orcid":false,"given":"Lucas","family":"Hennig","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Munich, Germany and Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9316-890X","authenticated-orcid":false,"given":"Sebastian","family":"Prebeck","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9362-8096","authenticated-orcid":false,"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[{"name":"Infineon Technologies AG, Munich, Germany and Technical University of Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3716-2682","authenticated-orcid":false,"given":"Marcel Carsten","family":"Baunach","sequence":"additional","affiliation":[{"name":"Graz University of Technology, Graz, Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,7,10]]},"reference":[{"key":"e_1_3_3_1_2_2","volume-title":"Internet of Things (IoT) and non-IoT active device connections worldwide from 2010 to 2025 (in billions) [Graph]","author":"Analytics IoT","year":"2020","unstructured":"IoT Analytics. 2020. Internet of Things (IoT) and non-IoT active device connections worldwide from 2010 to 2025 (in billions) [Graph]. https:\/\/www.statista.com\/statistics\/1101442\/iot-number-of-connected-devices-worldwide\/"},{"key":"e_1_3_3_1_3_2","volume-title":"Instruction Sets Should Be Free: The Case For RISC-V","author":"Asanovic Krste","year":"2014","unstructured":"Krste Asanovic and David Patterson. 2014. Instruction Sets Should Be Free: The Case For RISC-V. Technical Report UCB\/EECS-2014-146. EECS Department, University of California, Berkeley."},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"crossref","unstructured":"Brent and Kung. 1982. A Regular Layout for Parallel Adders. IEEE Trans. Comput. C-31 3 (1982) 260\u2013264.","DOI":"10.1109\/TC.1982.1675982"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Yuan-Hu Cheng Li-Bo Huang Yi-Jun Cui Sheng Ma Yong-Wen Wang and Bing-Cai Sui. 2022. RV16: An Ultra-Low-Cost Embedded RISC-V Processor Core. 37 6 (2022) 1307\u20131319.","DOI":"10.1007\/s11390-022-0910-x"},{"key":"e_1_3_3_1_6_2","unstructured":"Christian Ewert Tim Hardow Melf Fritsch Leon Dietrich Henrik Strunck Rainer Buchty Mladen Berekovic and Saleh Mulhem. 2026. SAILOR: A Scalable and Energy-Efficient Ultra-Lightweight RISC-V for IoT Security. arxiv:https:\/\/arXiv.org\/abs\/2602.24166\u00a0[cs.CR]"},{"key":"e_1_3_3_1_7_2","volume-title":"Internet of Things (IoT) total annual revenue worldwide from 2020 to 2034 (in billion U.S. dollars) [Graph]","author":"Insights Transforma","year":"2025","unstructured":"Transforma Insights. 2025. Internet of Things (IoT) total annual revenue worldwide from 2020 to 2034 (in billion U.S. dollars) [Graph]. https:\/\/www.statista.com\/statistics\/1194709\/iot-revenue-worldwide\/"},{"key":"e_1_3_3_1_8_2","unstructured":"Olof Kindgren. 2019. SERV. GitHub. https:\/\/github.com\/olofk\/serv (accessed 2026-04-07)."},{"key":"e_1_3_3_1_9_2","unstructured":"Olof Kindgren. 2023. QERV. GitHub. https:\/\/github.com\/olofk\/serv (accessed 2026-04-07)."},{"key":"e_1_3_3_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649153.3649195"},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/3801487.3801810"},{"key":"e_1_3_3_1_12_2","unstructured":"Charles Papon. 2018. VexRiscv - A FPGA Friendly RISC-V CPU Implementation. https:\/\/github.com\/SpinalHDL\/VexRiscv. (accessed 2026-04-07)."},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"crossref","unstructured":"David Patterson et\u00a0al. 2025. Embench IOT 2.0 and DSP 1.0: Modern Embedded Computing Benchmarks. Computer 58 5 (2025) 37\u201347.","DOI":"10.1109\/MC.2024.3511352"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/MECO66322.2025.11049243"},{"key":"e_1_3_3_1_15_2","unstructured":"SpinalHDL. 2015. SpinalHDL. https:\/\/github.com\/SpinalHDL\/SpinalHDL"},{"key":"e_1_3_3_1_16_2","unstructured":"YosysHQ. 2019. PicoRV32 - A Size-Optimized RISC-V CPU. https:\/\/github.com\/YosysHQ\/picorv32. (accessed 2026-04-07)."}],"event":{"name":"CF '26 Companion: 23rd ACM International Conference on Computing Frontiers","location":"Catania Italy","acronym":"CF '26 Companion","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"]},"container-title":["Proceedings of the 23rd ACM International Conference on Computing Frontiers: Workshops and Special Sessions"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3801488.3807977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T08:41:35Z","timestamp":1783672895000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801488.3807977"}},"subtitle":["Invited Paper"],"short-title":[],"issued":{"date-parts":[[2026,5,19]]},"references-count":15,"alternative-id":["10.1145\/3801488.3807977","10.1145\/3801488"],"URL":"https:\/\/doi.org\/10.1145\/3801488.3807977","relation":{},"subject":[],"published":{"date-parts":[[2026,5,19]]},"assertion":[{"value":"2026-07-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}