{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,26]],"date-time":"2026-05-26T15:04:20Z","timestamp":1779807860736,"version":"3.53.1"},"publisher-location":"New York, NY, USA","reference-count":59,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,8]]},"DOI":"10.1145\/3801489.3806855","type":"proceedings-article","created":{"date-parts":[[2026,5,26]],"date-time":"2026-05-26T14:22:48Z","timestamp":1779805368000},"page":"73-75","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["cPMEM: A Design of Byte-Addressable Persistent Memory with Compute Express Link for Data Center Applications"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-8416-2124","authenticated-orcid":false,"given":"Gaocong","family":"Liu","sequence":"first","affiliation":[{"name":"Alibaba Cloud Computing, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2333-2123","authenticated-orcid":false,"given":"Mengting","family":"Lu","sequence":"additional","affiliation":[{"name":"Alibaba Cloud Computing, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5206-5311","authenticated-orcid":false,"given":"Kun","family":"Wang","sequence":"additional","affiliation":[{"name":"Alibaba Cloud Computing, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-1119-3422","authenticated-orcid":false,"given":"Feng","family":"Zhu","sequence":"additional","affiliation":[{"name":"Alibaba Cloud Computing, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7215-7619","authenticated-orcid":false,"given":"Shu","family":"Li","sequence":"additional","affiliation":[{"name":"Alibaba Cloud Computing, Hangzhou, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,8]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"J. Axboe. 2019. Flexible I\/O tester https:\/\/github.com\/axboe\/fio. https:\/\/github.com\/axboe\/fio"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.189"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_4_1","unstructured":"Bill Bridge. 2015. NVM Support for C Applications. https:\/\/www.snia.org\/sites\/default\/files\/BillBridgeNVMSummit2015Slides.pdf"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2714064.2660224"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 2018 International Conference on Management of Data","author":"Chandramouli Badrish","year":"2018","unstructured":"Badrish Chandramouli, Guna Prasaad, Donald Kossmann, Justin J. Levandoski, Jim Hunter, and Mike Barnett. 2018. FASTER: A Concurrent Key-Value Store with In-Place Updates. Proceedings of the 2018 International Conference on Management of Data (2018). https:\/\/api.semanticscholar.org\/CorpusID:4542778"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2010.2042041"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1145\/1961295.1950380","article-title":"NV-Heaps:Making persistent objects fast and safe with next-generation, non-volatile memories","volume":"39","author":"Coburn Joel","year":"2011","unstructured":"Joel Coburn, Adrian M Caulfield, Ameen Akel, Laura M Grupp, Rajesh K Gupta, Ranjit Jhala, and Steven Swanson. 2011. NV-Heaps:Making persistent objects fast and safe with next-generation, non-volatile memories. ACM SIGARCH Computer Architecture News 39, 1 (2011), 105--118.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel Corporation. [n.d.]. Intel Memory Latency Checker v3.5 https:\/\/software.intel.com\/en-us\/articles\/ intelr-memory-latency-checker. https:\/\/software.intel.com\/en-us\/articles\/intelr-memory-latency-checker"},{"key":"e_1_3_2_1_12_1","unstructured":"Intel Corporation. 2016. Persistent Memory Storage Engine for MongoDB. https: \/\/github.com\/pmem\/pmse"},{"key":"e_1_3_2_1_13_1","unstructured":"https:\/\/www.computeexpresslink.org\/download-the-specification CXL. [n.d.]. https:\/\/www.computeexpresslink.org\/download-the-specification"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3609308.3625268"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2746342"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.14778\/3554821.3554827"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"Chao-Hsuan Huang and Ishan Thakkar. 2019. Mitigating write disturbance in phase change memory architectures: work-in-progress. 1--2. doi:10.1145\/3349569. 3351539","DOI":"10.1145\/3349569"},{"key":"e_1_3_2_1_20_1","volume-title":"Closing the Performance Gap Between Volatile and Persistent Key-Value Stores Using Cross-Referencing Logs. In 2018 USENIX Annual Technical Conference (USENIX ATC 18)","author":"Huang Yihe","year":"2018","unstructured":"Yihe Huang, Matej Pavlovic, Virendra Marathe, Margo Seltzer, Tim Harris, and Steve Byan. 2018. Closing the Performance Gap Between Volatile and Persistent Key-Value Stores Using Cross-Referencing Logs. In 2018 USENIX Annual Technical Conference (USENIX ATC 18). USENIX Association, Boston, MA, 967--979. https: \/\/www.usenix.org\/conference\/atc18\/presentation\/huang"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","unstructured":"Muhammad Imran Taehyun Kwon and Joon-Sung Yang. 2020. Effective Write Disturbance Mitigation Encoding Scheme for High-density PCM. 1490--1495. doi:10.23919\/DATE48585.2020.9116188","DOI":"10.23919\/DATE48585.2020.9116188"},{"key":"e_1_3_2_1_22_1","unstructured":"intel. 2019. Intel\u00ae OptaneTM DC Persistent Memory https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/memorystorage\/ optane-persistent-memory\/overview.html. https:\/\/www.intel. com\/content\/www\/us\/en\/products\/docs\/memory-storage\/optane-persistentmemory\/ overview.html"},{"key":"e_1_3_2_1_23_1","volume-title":"Zixuan Wang, Yi Xu, Subramanya R Dulloor, et al.","author":"Izraelevitz Joseph","year":"2019","unstructured":"Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R Dulloor, et al. 2019. Basic performance measurements of the intel optane DC persistent memory module. arXiv preprint arXiv:1903.05714 (2019)."},{"key":"e_1_3_2_1_24_1","volume-title":"Mitigating Write Disturbance in Super-Dense Phase Change Memories. 2014 44th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks","author":"Jiang Lei","year":"2014","unstructured":"Lei Jiang, Youtao Zhang, and Jun Yang. 2014. Mitigating Write Disturbance in Super-Dense Phase Change Memories. 2014 44th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (2014), 216--227. https:\/\/api.semanticscholar.org\/CorpusID:3062773"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3145986"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","first-page":"1394","DOI":"10.1109\/TED.2020.2964640","article-title":"Evolution of phase-change memory for the storage-class memory and beyond","volume":"67","author":"Kim Taehoon","year":"2020","unstructured":"Taehoon Kim and Seungyun Lee. 2020. Evolution of phase-change memory for the storage-class memory and beyond. IEEE Transactions on Electron Devices 67, 4 (2020), 1394--1406.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080229"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","first-page":"213002","DOI":"10.1088\/1361-6463\/ab7794","article-title":"An overview of phase-change memory device physics","volume":"53","author":"Gallo Manuel Le","year":"2020","unstructured":"Manuel Le Gallo and Abu Sebastian. 2020. An overview of phase-change memory device physics. Journal of Physics D: Applied Physics 53, 21 (2020), 213002.","journal-title":"Journal of Physics D: Applied Physics"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556226"},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the 49th Annual International Symposium on Computer Architecture (2022","author":"Lee Sangwon","year":"2022","unstructured":"Sangwon Lee, Miryeong Kwon, Gyuyoung Park, and Myoungsoo Jung. 2022. LightPC: hardware and software co-design for energy-efficient full system persistence. Proceedings of the 49th Annual International Symposium on Computer Architecture (2022). https:\/\/api.semanticscholar.org\/CorpusID:249205181"},{"key":"e_1_3_2_1_35_1","volume-title":"11th USENIX Symposium on Networked Systems Design and Implementation (NSDI 14)","author":"Lim Hyeontaek","year":"2014","unstructured":"Hyeontaek Lim, Dongsu Han, David G. Andersen, and Michael Kaminsky. 2014. MICA: A Holistic Approach to Fast In-Memory Key-Value Storage. In 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI 14). USENIX Association, Seattle, WA, 429--444. https:\/\/www.usenix.org\/conference\/nsdi14\/ technical-sessions\/presentation\/lim"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.193"},{"key":"e_1_3_2_1_37_1","volume-title":"Dash: Scalable Hashing on Persistent Memory. CoRR abs\/2003.07302","author":"Lu Baotong","year":"2020","unstructured":"Baotong Lu, Xiangpeng Hao, Tianzheng Wang, and Eric Lo. 2020. Dash: Scalable Hashing on Persistent Memory. CoRR abs\/2003.07302 (2020). arXiv:2003.07302 https:\/\/arxiv.org\/abs\/2003.07302"},{"key":"e_1_3_2_1_38_1","unstructured":"Timothy Prickett Morgan. 2020. The Era Of Big Memory Is Upon Us. https: \/\/www.nextplatform.com\/2020\/09\/23\/the-era-of-big-memory-is-upon-us\/"},{"key":"e_1_3_2_1_39_1","unstructured":"pmem.io. 2017. Persistent Memory Development Kit. http:\/\/pmem.io\/pmdk"},{"key":"e_1_3_2_1_40_1","unstructured":"SNIA Technical Position. 2017. NVM Programming Model Version 1.2. https: \/\/www.snia.org\/tech_activities\/standards\/curr_standards\/npm"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2899463"},{"key":"e_1_3_2_1_42_1","volume-title":"Phase Change Memory: From Devices to Systems","author":"Qureshi Moinuddin","year":"2011","unstructured":"Moinuddin Qureshi, Sudhanva Gurumurthi, and Bipin Rajendran. 2011. Phase Change Memory: From Devices to Systems. Vol. 6. doi:10.2200\/ S00381ED1V01Y201109CAC018"},{"key":"e_1_3_2_1_43_1","volume-title":"Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Computer Architecture News 37 (06","author":"Qureshi Moinuddin","year":"2009","unstructured":"Moinuddin Qureshi, Vijayalakshmi Srinivasan, and Jude Rivers. 2009. Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Computer Architecture News 37 (06 2009), 24--33. doi:10.1145\/ 1555754.1555760"},{"key":"e_1_3_2_1_44_1","unstructured":"Redislabs. 2017. Redis https:\/\/redis.io. https:\/\/redis.io"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2018.00011"},{"key":"e_1_3_2_1_47_1","unstructured":"Kosuke Suzuki and Steven Swanson. 2015. The Non-Volatile Memory Technology Database (NVMDB). Technical Report. Department of Computer Science & Engineering University of California San Diego."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203786"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950379"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2675883"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"e_1_3_2_1_52_1","volume-title":"Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis. 1--11","author":"Wu Xiaojian","year":"2011","unstructured":"Xiaojian Wu and AL Narasimha Reddy. 2011. SCMFS: A file system for storage class memory. In Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis. 1--11."},{"key":"e_1_3_2_1_53_1","volume-title":"HiKV: A Hybrid Index Key-Value Store for DRAM-NVM Memory Systems. In 2017 USENIX Annual Technical Conference (USENIX ATC 17)","author":"Xia Fei","year":"2017","unstructured":"Fei Xia, Dejun Jiang, Jin Xiong, and Ninghui Sun. 2017. HiKV: A Hybrid Index Key-Value Store for DRAM-NVM Memory Systems. In 2017 USENIX Annual Technical Conference (USENIX ATC 17). USENIX Association, Santa Clara, CA, 349--362. https:\/\/www.usenix.org\/conference\/atc17\/technical-sessions\/presentation\/xia"},{"key":"e_1_3_2_1_54_1","volume-title":"14th USENIX Conference on File and Storage Technologies (FAST 16)","author":"Xu Jian","year":"2016","unstructured":"Jian Xu and Steven Swanson. 2016. {NOVA}: A log-structured file system for hybrid {Volatile\/Non-volatile} main memories. In 14th USENIX Conference on File and Storage Technologies (FAST 16). 323--338."},{"key":"e_1_3_2_1_55_1","volume-title":"Proceedings of the 26th Symposium on Operating Systems Principles. 478--496","author":"Xu Jian","year":"2017","unstructured":"Jian Xu, Lu Zhang, Amirsaman Memaripour, Akshatha Gangadharaiah, Amit Borase, Tamires Brito Da Silva, Steven Swanson, and Andy Rudoff. 2017. Novafortis: A fault-tolerant non-volatile main memory file system. In Proceedings of the 26th Symposium on Operating Systems Principles. 478--496."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.5555\/3386691.3386708"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.5555\/3386691.3386708"},{"key":"e_1_3_2_1_58_1","volume-title":"A durable and energy efficient main memory using phase change memory technology. ACM SIGARCH computer architecture news 37, 3","author":"Zhou Ping","year":"2009","unstructured":"Ping Zhou, Bo Zhao, Jun Yang, and Youtao Zhang. 2009. A durable and energy efficient main memory using phase change memory technology. ACM SIGARCH computer architecture news 37, 3 (2009), 14--23."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.14778\/3372716.3372717"}],"event":{"name":"SIGMETRICS '26: ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems","location":"Ann Arbor MI USA","sponsor":["SIGMETRICS ACM Special Interest Group on Measurement and Evaluation"]},"container-title":["Abstracts of the 2026 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems"],"original-title":[],"deposited":{"date-parts":[[2026,5,26]],"date-time":"2026-05-26T14:25:45Z","timestamp":1779805545000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3801489.3806855"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,8]]},"references-count":59,"alternative-id":["10.1145\/3801489.3806855","10.1145\/3801489"],"URL":"https:\/\/doi.org\/10.1145\/3801489.3806855","relation":{},"subject":[],"published":{"date-parts":[[2026,6,8]]},"assertion":[{"value":"2026-06-08","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}