{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,28]],"date-time":"2026-08-28T03:17:45Z","timestamp":1787887065947,"version":"build-2784847793"},"reference-count":99,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2026,8,27]],"date-time":"2026-08-27T00:00:00Z","timestamp":1787788800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62302300,62432010, and 62472279"],"award-info":[{"award-number":["62302300,62432010, and 62472279"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Comput. Syst."],"published-print":{"date-parts":[[2026,8,31]]},"abstract":"<jats:p>\n                    Processor vendors constantly introduce new hardware features. Operating systems (OSes) generally enable these features by default, leaving their management to individual applications. This approach, however, can introduce performance overhead or new attack surfaces, a problem termed\n                    <jats:italic toggle=\"yes\">feature burden<\/jats:italic>\n                    . Applications currently lack a fine-grained mechanism to select which hardware features to use. To address this limitation, we introduce the\n                    <jats:italic toggle=\"yes\">Bespoke Process<\/jats:italic>\n                    (bes-proc), a novel operating system abstraction complemented by new hardware extensions for applications with strict performance and security demands. With bes-proc, an application specifies its desired hardware feature set via a processor\n                    <jats:italic toggle=\"yes\">mask<\/jats:italic>\n                    , requiring no modification to the application\u2019s binary. We demonstrate the efficacy of bes-proc by evaluating it on a RISC-V FPGA platform across representative use cases, such as serverless computing, large-memory workloads, and security-sensitive tasks. Our evaluation shows that bes-proc improves performance by a factor of 2.1x to 4.7x.\n                  <\/jats:p>","DOI":"10.1145\/3802921","type":"journal-article","created":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T19:17:30Z","timestamp":1774379850000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Making Hardware Features Bespoke: Operating System Support for Bes-Mode Processes"],"prefix":"10.1145","volume":"44","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-5321-5052","authenticated-orcid":false,"given":"Bicheng","family":"Yang","sequence":"first","affiliation":[{"name":"Institute of Parallel and Distributed Systems, Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-5387-8932","authenticated-orcid":false,"given":"Yuanpei","family":"Wu","sequence":"additional","affiliation":[{"name":"Institute of Parallel and Distributed Systems, Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1510-9932","authenticated-orcid":false,"given":"Rongchuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Parallel and Distributed Systems, Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7945-8430","authenticated-orcid":false,"given":"Dong","family":"Du","sequence":"additional","affiliation":[{"name":"Institute of Parallel and Distributed Systems, Shanghai Jiao Tong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6558-5298","authenticated-orcid":false,"given":"Yubin","family":"Xia","sequence":"additional","affiliation":[{"name":"Institute of Parallel and Distributed Systems, Shanghai Jiaotong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1968-7645","authenticated-orcid":false,"given":"Binyu","family":"Zang","sequence":"additional","affiliation":[{"name":"Institute of Parallel and Distributed Systems, Shanghai Jiaotong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9720-0361","authenticated-orcid":false,"given":"Haibo","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Parallel and Distributed Systems, Shanghai Jiaotong University","place":["Shanghai, China"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,8,27]]},"reference":[{"key":"e_1_3_3_2_2","unstructured":"2011. Transparent Hugepage Support. Retrieved 2025 from https:\/\/www.kernel.org\/doc\/html\/latest\/admin-guide\/mm\/transhuge.html"},{"key":"e_1_3_3_3_2","unstructured":"2014. Supervisor mode access prevention. Retrieved 2025 from https:\/\/edc.intel.com\/content\/www\/us\/en\/design\/ipla\/software-development-platforms\/servers\/platforms\/intel-pentium-silver-and-intel-celeron-processors-datasheet-volume-1-of-2\/005\/intel-supervisor-mode-access-protection-smap\/"},{"key":"e_1_3_3_4_2","unstructured":"2016. Supervisor mode execution prevention. Retrieved 2025 from https:\/\/web.archive.org\/web\/20160803075007\/https:\/\/www.ncsi.com\/nsatc11\/presentations\/wednesday\/emerging_technologies\/fischer.pdf"},{"key":"e_1_3_3_5_2","unstructured":"2017. Retrieved 2025 from https:\/\/github.com\/openshmem-org\/gups-shmem. OpenSHMEM version of GUPS (Giga Updates Per Second) benchmarks."},{"key":"e_1_3_3_6_2","unstructured":"2018. CVE-2018-3665. Retrieved 2025 from https:\/\/nvd.nist.gov\/vuln\/detail\/CVE-2018-3665"},{"key":"e_1_3_3_7_2","unstructured":"2019. Retrieved 2025 from https:\/\/lwn.net\/Articles\/786558\/. Bounce buffers for untrusted devices."},{"key":"e_1_3_3_8_2","unstructured":"2019. The Berkeley Out-of-Order Machine (BOOM). Retrieved 2025 from https:\/\/docs.boom-core.org\/en\/latest\/sections\/intro-overview\/boom.html"},{"key":"e_1_3_3_9_2","unstructured":"2019. Oracle: Disabling Transparent HugePages. Retrieved 2025 from https:\/\/docs.oracle.com\/en\/database\/oracle\/oracle-database\/19\/ladbi\/disabling-transparent-hugepages.html"},{"key":"e_1_3_3_10_2","unstructured":"2021. AWS LambdaEdge changes duration billing granularity from 50ms down to 1ms. Retrieved 2025 from https:\/\/aws.amazon.com\/about-aws\/whats-new\/2021\/03\/cloudfront-lambda-at-edge-billing_granularity\/"},{"key":"e_1_3_3_11_2","unstructured":"2021. Compute Express Link. Retrieved 2025 from https:\/\/www.computeexpresslink.org\/"},{"key":"e_1_3_3_12_2","unstructured":"2021. The RISC-V Instruction Set Manual Volume II: Privileged Architecture. Retrieved 2025 from https:\/\/drive.google.com\/file\/d\/1EMip5dZlnypTk7pt4WWUKmtjUKTOkBqh\/view"},{"key":"e_1_3_3_13_2","unstructured":"2022. RISC-V S-mode Physical Memory Protection. Retrieved 2025 from https:\/\/github.com\/riscv\/riscv-spmp"},{"key":"e_1_3_3_14_2","unstructured":"2023. MongoDB: Disable Transparent Huge Pages (THP) for best performance. Retrieved 2025 from https:\/\/www.mongodb.com\/docs\/manual\/tutorial\/transparent-huge-pages\/"},{"key":"e_1_3_3_15_2","unstructured":"2023. X86S EXTERNAL ARCHITECTURAL SPECIFICATION Rev. 1.1. Retrieved 2025 from https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/envisioning-future-simplified-architecture.html"},{"key":"e_1_3_3_16_2","unstructured":"2024. The official Task Group of the SPMP (S-mode Physical Memory Protection) specification. Retrieved 2025 from https:\/\/lists.riscv.org\/g\/tech-spmp"},{"key":"e_1_3_3_17_2","unstructured":"2024. perf: Linux profiling with performance counters. Retrieved 2025 from https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page"},{"key":"e_1_3_3_18_2","unstructured":"2024. RISC-V International is the Global Non-Profit Home of the Open Standard RISC-V Instruction Set Architecture (ISA) Related Specifications and Stakeholder Community. Retrieved 2025 from https:\/\/riscv.org\/"},{"key":"e_1_3_3_19_2","unstructured":"2025. Retrieved 2025 from https:\/\/source.android.com\/docs\/core\/architecture\/ipc\/binder-overview. Android Binder Overview."},{"key":"e_1_3_3_20_2","first-page":"923","volume-title":"Proceedings of the 2018 USENIX Annual Technical Conference.","author":"Akkus Istemi Ekin","year":"2018","unstructured":"Istemi Ekin Akkus, Ruichuan Chen, Ivica Rimac, Manuel Stein, Klaus Satzke, Andre Beck, Paarijaat Aditya, and Volker Hilt. 2018. SAND: Towards high-performance serverless computing. In Proceedings of the 2018 USENIX Annual Technical Conference.923\u2013935."},{"key":"e_1_3_3_21_2","unstructured":"AMD. 2020. AMD secure encrypted virtualization (SEV). (2020). Retrieved 2025 from https:\/\/developer.amd.com\/sev\/"},{"key":"e_1_3_3_22_2","unstructured":"ARM. 2023. Arm Confidential Compute Architecture. Retrieved 2025 from https:\/\/www.arm.com\/architecture\/security-features\/arm-confidential-compute-architecture"},{"key":"e_1_3_3_23_2","doi-asserted-by":"publisher","DOI":"10.1145\/3565382.3565879"},{"key":"e_1_3_3_24_2","doi-asserted-by":"crossref","unstructured":"Thomas W. Barr Alan L. Cox and Scott Rixner. 2011. SpecTLB: A mechanism for speculative address translation. ACM SIGARCH Computer Architecture News 39 3 (2011) 307\u2013318.","DOI":"10.1145\/2024723.2000101"},{"key":"e_1_3_3_25_2","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_3_26_2","first-page":"991","volume-title":"Proceedings of the 27th USENIX Security Symposium.","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck, Marina Minkin, Ofir Weisse, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, and Raoul Strackx. 2018. Foreshadow: Extracting the keys to the intel SGX kingdom with transient out-of-order execution. In Proceedings of the 27th USENIX Security Symposium.USENIX Association, Baltimore, MD, 991\u20131008. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/bulck"},{"key":"e_1_3_3_27_2","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361356"},{"key":"e_1_3_3_28_2","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"e_1_3_3_29_2","unstructured":"Alibaba Cloud. 2023. Disable HT for compute nodes. Retrieved 2025 from https:\/\/www.alibabacloud.com\/help\/en\/e-hpc\/use-cases\/disable-ht-for-compute-nodes"},{"key":"e_1_3_3_30_2","unstructured":"Jonathan Corbet. 2024. Pitchforks for RDSEED. (2024). Retrieved 2025 from https:\/\/lwn.net\/Articles\/961121\/"},{"key":"e_1_3_3_31_2","unstructured":"Victor Costan and Srinivas Devadas. 2016. Intel SGX explained. Retrieved from https:\/\/eprint.iacr.org\/2016\/086"},{"key":"e_1_3_3_32_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378512"},{"key":"e_1_3_3_33_2","doi-asserted-by":"publisher","unstructured":"Eiman Ebrahimi Chang Joo Lee Onur Mutlu and Yale N. Patt. 2012. Fairness via source throttling: A configurable and high-performance fairness substrate for multicore memory systems. ACM Transactions on Computer Systems 30 2(2012) 35 pages. DOI:10.1145\/2166879.2166881","DOI":"10.1145\/2166879.2166881"},{"key":"e_1_3_3_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"e_1_3_3_35_2","unstructured":"Bryan Liston (Amazon EC2). 2017. Disabling Intel Hyper-Threading Technology on Amazon Linux. Retrieved 2025 from https:\/\/aws.amazon.com\/blogs\/compute\/disabling-intel-hyper_threading-technology-on-amazon-linux\/"},{"key":"e_1_3_3_36_2","doi-asserted-by":"crossref","unstructured":"Dawson R. Engler M. Frans Kaashoek and James O\u2019Toole Jr. 1995. Exokernel: An operating system architecture for application-level resource management. ACM SIGOPS Operating Systems Review 29 5 (1995) 251\u2013266.","DOI":"10.1145\/224057.224076"},{"key":"e_1_3_3_37_2","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_3_38_2","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589050"},{"key":"e_1_3_3_39_2","first-page":"275","volume-title":"Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation","author":"Feng Erhu","year":"2021","unstructured":"Erhu Feng, Xu Lu, Dong Du, Bicheng Yang, Xueqiang Jiang, Yubin Xia, Binyu Zang, and Haibo Chen. 2021. Scalable memory protection in the PENGLAI enclave. In Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation. USENIX Association, 275\u2013294. Retrieved from https:\/\/www.usenix.org\/conference\/osdi21\/presentation\/feng"},{"key":"e_1_3_3_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.37"},{"key":"e_1_3_3_41_2","doi-asserted-by":"crossref","unstructured":"Jayneel Gandhi Vasileios Karakostas Furkan Ayar Adri\u00e1n Cristal Mark D. Hill Kathryn S. McKinley Mario Nemirovsky Michael M. Swift and Osman S. \u00dcnsal. 2016. Range translations for fast virtual memory. IEEE Micro 36 3 (2016) 118\u2013126.","DOI":"10.1109\/MM.2016.10"},{"key":"e_1_3_3_42_2","doi-asserted-by":"publisher","DOI":"10.5555\/2643634.2643659"},{"key":"e_1_3_3_43_2","doi-asserted-by":"publisher","unstructured":"Mathias Gottschlag Tim Schmidt and Frank Bellosa. 2020. AVX overhead profiling: How much does your fast code slow you down? In Proceedings of the 11th ACM SIGOPS Asia-Pacific Workshop on Systems (Tsukuba Japan) (APSys\u201920). Association for Computing Machinery New York NY USA 59\u201366. DOI:10.1145\/3409963.3410488","DOI":"10.1145\/3409963.3410488"},{"key":"e_1_3_3_44_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00047"},{"key":"e_1_3_3_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00078"},{"key":"e_1_3_3_46_2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173194"},{"key":"e_1_3_3_47_2","first-page":"257","volume-title":"Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation","author":"Hunter Andrew Hamilton","year":"2021","unstructured":"Andrew Hamilton Hunter, Chris Kennelly, Paul Turner, Darryl Gove, Tipp Moseley, and Parthasarathy Ranganathan. 2021. Beyond malloc efficiency to fleet efficiency: a hugepage-aware memory allocator. In Proceedings of the 15th USENIX Symposium on Operating Systems Design and Implementation. 257\u2013273."},{"key":"e_1_3_3_48_2","unstructured":"IBM. 2022. Disabling Intel Hyper-Threading Technology. Retrieved 2025 from https:\/\/cloud.ibm.com\/docs\/vpc?topic=vpc-disabling-hyper-threading"},{"key":"e_1_3_3_49_2","unstructured":"Intel. 2018. 5-Level paging and 5-Level EPT white paper. (2018). Retrieved 2025 from https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/671442\/5-level-paging-and-5-level-ept-white-paper.html"},{"key":"e_1_3_3_50_2","unstructured":"Intel. 2018. Speculative Execution Side Channel Mitigations Revision 3.0. Retrieved 2025 from https:\/\/www.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/336996-speculative-execution-side-channel_mitigations.pdf"},{"key":"e_1_3_3_51_2","unstructured":"Intel. 2021. Intel Analysis of Speculative Execution Side Channels. Retrieved 2025 from https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/software-security-guidance\/technical-documentation\/analysis-speculative_execution-side-channels.html"},{"key":"e_1_3_3_52_2","unstructured":"Intel. 2022. Accelerate Artificial Intelligence (AI) Workloads with Intel Advanced Matrix Extensions (Intel AMX). Retrieved 2025 from https:\/\/www.intel.com\/content\/dam\/www\/central-libraries\/us\/en\/documents\/2022-12\/accelerate-ai-with-amx-sb.pdf"},{"key":"e_1_3_3_53_2","unstructured":"Intel. 2022. Intel trust domain extensions white paper. (2022). Retrieved 2025 from https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/690419"},{"key":"e_1_3_3_54_2","unstructured":"RISC-V International. 2022. RISC-V State Enable Extension. Retrieved 2025 from https:\/\/github.com\/riscvarchive\/riscv-state-enable"},{"key":"e_1_3_3_55_2","unstructured":"RISC-V International. 2025. The RISC-V Instruction Set Manual: Volume II: Privileged Architecture. Retrieved 2025 from https:\/\/riscv.github.io\/riscv-isa-manual\/snapshot\/privileged\/"},{"key":"e_1_3_3_56_2","first-page":"449","volume-title":"Proceedings of the 2020 USENIX Annual Technical Conference","author":"Jia Weiwei","year":"2020","unstructured":"Weiwei Jia, Jianchen Shan, Tsz On Li, Xiaowei Shang, Heming Cui, and Xiaoning Ding. 2020. vSMT-IO: Improving I\/O performance and efficiency on SMT processors in virtualized clouds. In Proceedings of the 2020 USENIX Annual Technical Conference. USENIX Association, 449\u2013463. Retrieved from https:\/\/www.usenix.org\/conference\/atc20\/presentation\/jia"},{"key":"e_1_3_3_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446701"},{"key":"e_1_3_3_58_2","first-page":"633","volume-title":"Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation","author":"Jing Yuzhuo","year":"2022","unstructured":"Yuzhuo Jing and Peng Huang. 2022. Operating system support for safe and efficient auxiliary execution. In Proceedings of the 16th USENIX Symposium on Operating Systems Design and Implementation. USENIX Association, Carlsbad, CA, 633\u2013648. Retrieved from https:\/\/www.usenix.org\/conference\/osdi22\/presentation\/jing"},{"key":"e_1_3_3_59_2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_3_60_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_3_61_2","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2019.00091"},{"key":"e_1_3_3_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416658"},{"key":"e_1_3_3_63_2","unstructured":"Vladimir Kiriansky and Carl Waldspurger. 2018. Speculative buffer overflows: Attacks and defenses. Retrieved from https:\/\/arxiv.org\/abs\/1807.03757"},{"key":"e_1_3_3_64_2","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_3_65_2","volume-title":"Proceedings of the 2nd Workshop on Computer Architecture Research with RISC-V","author":"Kunati Nikhita","year":"2018","unstructured":"Nikhita Kunati and Michael M. Swift. 2018. Implementation of direct segments on a RISC-V processor. In Proceedings of the 2nd Workshop on Computer Architecture Research with RISC-V."},{"key":"e_1_3_3_66_2","first-page":"705","volume-title":"Proceedings of the 12th USENIX Symposium on Operating Systems Design and Implementation","author":"Kwon Youngjin","year":"2016","unstructured":"Youngjin Kwon, Hangchen Yu, Simon Peter, Christopher J. Rossbach, and Emmett Witchel. 2016. Coordinated and efficient huge page management with ingens. In Proceedings of the 12th USENIX Symposium on Operating Systems Design and Implementation. 705\u2013721."},{"key":"e_1_3_3_67_2","unstructured":"Simon Lavington. 2012. The Atlas story. (2012). Retrieved 2025 from https:\/\/curation.cs.manchester.ac.uk\/atlas\/docs\/The%20Atlas%20story.pdf"},{"key":"e_1_3_3_68_2","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS54063.2022.9859354"},{"key":"e_1_3_3_69_2","volume-title":"Proceedings of the 27th USENIX Security Symposium","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, et\u00a0al. 2018. Meltdown: Reading kernel memory from user space. In Proceedings of the 27th USENIX Security Symposium."},{"key":"e_1_3_3_70_2","first-page":"49","volume-title":"Proceedings of the 12th USENIX Symposium on Operating Systems Design and Implementation","author":"Litton James","year":"2016","unstructured":"James Litton, Anjo Vahldiek-Oberwagner, Eslam Elnikety, Deepak Garg, Bobby Bhattacharjee, and Peter Druschel. 2016. Light-Weight contexts: An OS abstraction for safety and performance. In Proceedings of the 12th USENIX Symposium on Operating Systems Design and Implementation. USENIX Association, Savannah, GA, 49\u201364. Retrieved from https:\/\/www.usenix.org\/conference\/osdi16\/technical-sessions\/presentation\/litton"},{"key":"e_1_3_3_71_2","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613143"},{"key":"e_1_3_3_72_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358294"},{"key":"e_1_3_3_73_2","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446704"},{"key":"e_1_3_3_74_2","doi-asserted-by":"publisher","unstructured":"Alastair J. W. Mayer. 1982. The architecture of the burroughs B5000: 20 years later and still ahead of the times? ACM SIGARCH Computer Architecture News 10 4(1982) 3\u201310. DOI:10.1145\/641542.641543","DOI":"10.1145\/641542.641543"},{"key":"e_1_3_3_75_2","unstructured":"Sohil Mehta. 2021. x86 User Interrupts support. Retrieved 2025 from https:\/\/lwn.net\/Articles\/869140\/"},{"key":"e_1_3_3_76_2","doi-asserted-by":"publisher","unstructured":"Sparsh Mittal. 2016. A survey of recent prefetching techniques for processor caches. ACM Computing Surveys 49 2(2016) 35 pages. DOI:10.1145\/2907071","DOI":"10.1145\/2907071"},{"key":"e_1_3_3_77_2","first-page":"57","volume-title":"Proceedings of the 2018 USENIX Annual Technical Conference","author":"Oakes Edward","year":"2018","unstructured":"Edward Oakes, Leon Yang, Dennis Zhou, Kevin Houck, Tyler Harter, Andrea Arpaci-Dusseau, and Remzi Arpaci-Dusseau. 2018. SOCK: Rapid task provisioning with serverless-optimized containers. In Proceedings of the 2018 USENIX Annual Technical Conference. 57\u201370."},{"key":"e_1_3_3_78_2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173203"},{"key":"e_1_3_3_79_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00079"},{"key":"e_1_3_3_80_2","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507718"},{"key":"e_1_3_3_81_2","first-page":"241","volume-title":"Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference.","author":"Park Soyeon","year":"2019","unstructured":"Soyeon Park, Sangho Lee, Wen Xu, Hyungon Moon, and Taesoo Kim. 2019. Libmpk: Software abstraction for intel memory protection keys (Intel MPK). In Proceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference.USENIX Association, USA, 241\u2013254."},{"key":"e_1_3_3_82_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"e_1_3_3_83_2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_3_84_2","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"e_1_3_3_85_2","first-page":"949","volume-title":"Proceedings of the 17th USENIX Symposium on Operating Systems Design and Implementation","author":"Pismenny Boris","year":"2023","unstructured":"Boris Pismenny, Adam Morrison, and Dan Tsafrir. 2023. ShRing: Networking with shared receive rings. In Proceedings of the 17th USENIX Symposium on Operating Systems Design and Implementation. USENIX Association, Boston, MA, 949\u2013968. Retrieved from https:\/\/www.usenix.org\/conference\/osdi23\/presentation\/pismenny"},{"key":"e_1_3_3_86_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527429"},{"key":"e_1_3_3_87_2","unstructured":"RISC-V. 2024. RISC-V Open Source Supervisor Binary Interface (OpenSBI). Retrieved 2025 from https:\/\/github.com\/riscv-software-src\/opensbi"},{"key":"e_1_3_3_88_2","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527390"},{"key":"e_1_3_3_89_2","doi-asserted-by":"publisher","unstructured":"Benedict Schl\u00fcter Supraja Sridhara Andrin Bertschi and Shweta Shinde. 2024. Wesee: Using malicious #VC interrupts to break AMD SEV-SNP. 4220\u20134238. DOI:10.1109\/SP54263.2024.00262","DOI":"10.1109\/SP54263.2024.00262"},{"key":"e_1_3_3_90_2","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358296"},{"key":"e_1_3_3_91_2","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378493"},{"key":"e_1_3_3_92_2","doi-asserted-by":"publisher","unstructured":"Dimitrios Skarlatos Mengjia Yan Bhargava Gopireddy Read Sprabery Josep Torrellas and Christopher W. Fletcher. 2020. MicroScope: Enabling microarchitectural replay attacks. IEEE Micro 40 3 (2020) 91\u201398. DOI:10.1109\/MM.2020.2986204","DOI":"10.1109\/MM.2020.2986204"},{"key":"e_1_3_3_93_2","unstructured":"Julian Stecklina and Thomas Prescher. 2018. LazyFP: Leaking FPU register state using microarchitectural side-channels. Retrieved from https:\/\/arxiv.org\/abs\/1806.07480"},{"key":"e_1_3_3_94_2","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_3_95_2","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140406"},{"key":"e_1_3_3_96_2","doi-asserted-by":"publisher","DOI":"10.1145\/3649153.3649197"},{"key":"e_1_3_3_97_2","doi-asserted-by":"crossref","unstructured":"Robert N. M. Watson Robert M. Norton Jonathan Woodruff Simon W. Moore Peter G. Neumann Jonathan Anderson David Chisnall Brooks Davis Ben Laurie Michael Roe et\u00a0al. 2016. Fast protection-domain crossing in the cheri capability-system architecture. IEEE Micro 36 5 (2016) 38\u201349.","DOI":"10.1109\/MM.2016.84"},{"key":"e_1_3_3_98_2","doi-asserted-by":"publisher","unstructured":"Reinhold P. Weicker. 1984. Dhrystone: A synthetic systems programming benchmark. Communications of the ACM 27 10(1984) 1013\u20131030. DOI:10.1145\/358274.358283","DOI":"10.1145\/358274.358283"},{"key":"e_1_3_3_99_2","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605429"},{"key":"e_1_3_3_100_2","first-page":"719","volume-title":"Proceedings of the 23rd USENIX Security Symposium","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack. In Proceedings of the 23rd USENIX Security Symposium. USENIX Association, San Diego, CA, 719\u2013732. Retrieved from https:\/\/www.usenix.org\/conference\/usenixsecurity14\/technical-sessions\/presentation\/yarom"}],"container-title":["ACM Transactions on Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3802921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,28]],"date-time":"2026-08-28T02:37:55Z","timestamp":1787884675000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3802921"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8,27]]},"references-count":99,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2026,8,31]]}},"alternative-id":["10.1145\/3802921"],"URL":"https:\/\/doi.org\/10.1145\/3802921","relation":{},"ISSN":["0734-2071","1557-7333"],"issn-type":[{"value":"0734-2071","type":"print"},{"value":"1557-7333","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,8,27]]},"assertion":[{"value":"2024-12-12","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-02-13","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-08-27","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}