{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,13]],"date-time":"2026-08-13T09:33:18Z","timestamp":1786613598536,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T00:00:00Z","timestamp":1781654400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"H2TRAIN","award":["101140052"],"award-info":[{"award-number":["101140052"]}]},{"name":"EdgeAI","award":["101097300"],"award-info":[{"award-number":["101097300"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,17]]},"DOI":"10.1145\/3814576.3814595","type":"proceedings-article","created":{"date-parts":[[2026,8,13]],"date-time":"2026-08-13T09:25:43Z","timestamp":1786613143000},"page":"111-119","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["SYNtzulu-Conv: Enabling Spiking 2D Convolutions for Sensor Data Analysis on Low-Power FPGAs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5265-0759","authenticated-orcid":false,"given":"Gianluca","family":"Leone","sequence":"first","affiliation":[{"name":"Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-8594-2583","authenticated-orcid":false,"given":"Federico","family":"Mura","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9683-009X","authenticated-orcid":false,"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8106-4641","authenticated-orcid":false,"given":"Paolo","family":"Meloni","sequence":"additional","affiliation":[{"name":"Dipartimento di Ingegneria Elettrica ed Elettronica, Universit\u00e0 degli Studi di Cagliari, Cagliari, CA, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,8,13]]},"reference":[{"key":"e_1_3_3_2_2_2","first-page":"1","volume-title":"2025 IEEE 7th International Conference on Emerging Electronics (ICEE)","author":"Adhish JS","year":"2025","unstructured":"JS Adhish, Vijaya Kumar, and Suresh Balanethiram. 2025. An Efficient FPGA Implementation of Spiking Neural Networks for N-MNIST Classification. In 2025 IEEE 7th International Conference on Emerging Electronics (ICEE). IEEE, 1\u20134."},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"D. Auge J. Hille E. Mueller and A. Knoll. 2021. A Survey of Encoding Techniques for Signal Processing in Spiking Neural Networks. Neural Processing Letters 53 (2021) 4693\u20134710. doi:10.1007\/s11063-021-10562-2","DOI":"10.1007\/s11063-021-10562-2"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"crossref","unstructured":"Myat Thu\u00a0Linn Aung Daniel Gerlinghoff Chuping Qu Liwei Yang Tian Huang Rick Siow\u00a0Mong Goh Tao Luo and Weng-Fai Wong. 2023. Deepfire2: A convolutional spiking neural network accelerator on fpgas. IEEE Trans. Comput. 72 10 (2023) 2847\u20132857.","DOI":"10.1109\/TC.2023.3272284"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Paola Busia Gianluca Leone Andrea Matticola Luigi Raffo and Paolo Meloni. 2025. Wearable epilepsy seizure detection on fpga with spiking neural networks. IEEE Transactions on Biomedical Circuits and Systems (2025).","DOI":"10.1109\/TBCAS.2025.3575327"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI54635.2022.00016"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"Alessio Carpegna Alessandro Savino and Stefano Di\u00a0Carlo. 2024. Spiker+: a framework for the generation of efficient Spiking Neural Networks FPGA accelerators for inference at the edge. IEEE Transactions on Emerging Topics in Computing 13 3 (2024) 784\u2013798.","DOI":"10.1109\/TETC.2024.3511676"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"crossref","unstructured":"Qinyu Chen Chang Gao and Yuxiang Fu. 2022. Cerebron: A reconfigurable architecture for spatiotemporal sparse spiking neural networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 30 10 (2022) 1425\u20131437.","DOI":"10.1109\/TVLSI.2022.3196839"},{"key":"e_1_3_3_2_9_2","unstructured":"Andrew Fan and Simon\u00a0D Levy. 2025. A Robust Open-Source Framework for Spiking Neural Networks on Low-End FPGAs. arXiv preprint arXiv:https:\/\/arXiv.org\/abs\/2507.07284 (2025)."},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"crossref","unstructured":"Jun\u00a0Sung Go and Jong\u00a0Tae Kim. 2026. Partitioned Convolutional Spiking Neural Network for Tactile Object Recognition. Neural Processing Letters 58 1 (6 Jan. 2026) 11. doi:10.1007\/s11063-025-11822-1","DOI":"10.1007\/s11063-025-11822-1"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Ary\u00a0L Goldberger Luis\u00a0AN Amaral Leon Glass Jeffrey\u00a0M Hausdorff Plamen\u00a0Ch Ivanov Roger\u00a0G Mark Joseph\u00a0E Mietus George\u00a0B Moody Chung-Kang Peng and H\u00a0Eugene Stanley. 2000. PhysioBank PhysioToolkit and PhysioNet: components of a new research resource for complex physiologic signals. circulation 101 23 (2000) e215\u2013e220.","DOI":"10.1161\/01.CIR.101.23.e215"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Xinyu Jiang Xiangyu Liu Jiahao Fan Xinming Ye Chenyun Dai Edward\u00a0A Clancy Metin Akay and Wei Chen. 2021. Open access dataset toolbox and benchmark processing results of high-density surface electromyogram recordings. IEEE Transactions on Neural Systems and Rehabilitation Engineering 29 (2021) 1035\u20131046.","DOI":"10.1109\/TNSRE.2021.3082551"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Xinyu Jiang Kianoush Nazarpour and Chenyun Dai. 2023. Explainable and robust deep forests for EMG-force modeling. IEEE Journal of Biomedical and Health Informatics 27 6 (2023) 2841\u20132852.","DOI":"10.1109\/JBHI.2023.3262316"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Gianluca Leone Matteo Antonio\u00a0Scrugli Lorenzo Badas Luca Martis Luigi Raffo and Paolo Meloni. 2025. SYNtzulu: A Tiny RISC-V-Controlled SNN Processor for Real-Time Sensor Data Analysis on Low-Power FPGAs. IEEE Transactions on Circuits and Systems I: Regular Papers 72 2 (2025) 790\u2013801. doi:10.1109\/TCSI.2024.3450966","DOI":"10.1109\/TCSI.2024.3450966"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"crossref","unstructured":"Jindong Li Guobin Shen Dongcheng Zhao Qian Zhang and Yi Zeng. 2024. Firefly v2: Advancing hardware support for high-performance spiking neural network with a spatiotemporal fpga accelerator. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 43 9 (2024) 2647\u20132660.","DOI":"10.1109\/TCAD.2024.3380550"},{"key":"e_1_3_3_2_16_2","unstructured":"Mingyang Li Yirong Kan Man Wu Renyuan Zhang and Yasuhiko Nakashima. 2026. FPSpike: A Fully Parallel and Reconfigurable Architecture for Accelerating Spiking Neural Networks With Structured Sparsity. IEEE Transactions on Circuits and Systems I: Regular Papers (2026)."},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"crossref","unstructured":"Sixu Li Zhaomin Zhang Ruixin Mao Jianbiao Xiao Liang Chang and Jun Zhou. 2021. A fast and energy-efficient SNN processor with adaptive clock\/event-driven computation scheme and online learning. IEEE Transactions on Circuits and Systems I: Regular Papers 68 4 (2021) 1543\u20131552.","DOI":"10.1109\/TCSI.2021.3052885"},{"key":"e_1_3_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN54540.2023.10191153"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"crossref","unstructured":"Yijun Liu Yuehai Chen Wujian Ye and Yu Gui. 2022. FPGA-NHAP: A general FPGA-based neuromorphic hardware acceleration platform with high speed and low power. IEEE Transactions on Circuits and Systems I: Regular Papers 69 6 (2022) 2553\u20132566.","DOI":"10.1109\/TCSI.2022.3160693"},{"key":"e_1_3_3_2_20_2","doi-asserted-by":"crossref","unstructured":"Nathan Lutes Venkata Sriram\u00a0Siddhardh Nadendla and K. Krishnamurthy. 2024. Convolutional spiking neural networks for intent detection based on anticipatory brain potentials using electroencephalogram. Scientific Reports 14 1 (17 April 2024) 8850. doi:10.1038\/s41598-024-59469-7","DOI":"10.1038\/s41598-024-59469-7"},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"Ali Mehrabi and Gaetano Gargiulo. 2026. Hardware-Based Spiking Neural Network for Real-Time Hand Gesture Recognition Using MYO Armband EMG Sensor. IEEE Transactions on Consumer Electronics (2026) 1\u20131. doi:10.1109\/TCE.2026.3658531","DOI":"10.1109\/TCE.2026.3658531"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"crossref","unstructured":"Paul\u00a0A Merolla John\u00a0V Arthur Rodrigo Alvarez-Icaza Andrew\u00a0S Cassidy Jun Sawada Filipp Akopyan Bryan\u00a0L Jackson Nabil Imam Chen Guo Yutaka Nakamura et\u00a0al. 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345 6197 (2014) 668\u2013673.","DOI":"10.1126\/science.1254642"},{"key":"e_1_3_3_2_23_2","doi-asserted-by":"crossref","unstructured":"Luca\u00a0M Meyer Majid Zamani J\u00e1nos Rokai and Andreas Demosthenous. 2024. Deep learning-based spike sorting: a survey. Journal of Neural Engineering 21 6 (2024) 061003.","DOI":"10.1088\/1741-2552\/ad8b6c"},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"crossref","unstructured":"Saras\u00a0Mani Mishra Hanumant\u00a0Singh Shekhawat Jan Pidanic and Gaurav Trivedi. 2025. FPGA-based adaptive LIF neuron for high-speed energy-efficient spiking neural network. IEEE Transactions on Circuits and Systems for Artificial Intelligence (2025).","DOI":"10.1109\/TCASAI.2025.3568365"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"crossref","unstructured":"Saber Moradi Ning Qiao Fabio Stefanini and Giacomo Indiveri. 2017. A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (DYNAPs). IEEE transactions on biomedical circuits and systems 12 1 (2017) 106\u2013122.","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"crossref","unstructured":"Daniel Neil and Shih-Chii Liu. 2014. Minitaur an event-driven FPGA-based spiking network accelerator. IEEE transactions on very large scale integration (VLSI) systems 22 12 (2014) 2621\u20132628.","DOI":"10.1109\/TVLSI.2013.2294916"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/SiPS52927.2021.00053"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"crossref","unstructured":"Sathish Panchapakesan Zhenman Fang and Jian Li. 2022. SyncNN: Evaluating and accelerating spiking neural networks on FPGAs. ACM Transactions on Reconfigurable Technology and Systems 15 4 (2022) 1\u201327.","DOI":"10.1145\/3514253"},{"key":"e_1_3_3_2_29_2","doi-asserted-by":"crossref","unstructured":"Matteo\u00a0Antonio Scrugli Gianluca Leone Paola Busia Luigi Raffo and Paolo Meloni. 2024. Real-time sEMG processing with spiking neural networks on a low-power 5K-LUT FPGA. IEEE Transactions on Biomedical Circuits and Systems 19 1 (2024) 68\u201381.","DOI":"10.1109\/TBCAS.2024.3456552"},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"crossref","unstructured":"Matteo\u00a0Antonio Scrugli Gianluca Leone Paola Busia Luigi Raffo and Paolo Meloni. 2026. All-Spiking ECG Analysis for Arrhythmia Classification on Low-Power FPGA. IEEE Sensors Journal (2026).","DOI":"10.1109\/JSEN.2026.3663715"},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00010"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"crossref","unstructured":"Giacomo Valli Paul Ritsche Andrea Casolo Francesco Negro and Giuseppe De Vito. 2024. Tutorial: Analysis of central and peripheral motor unit properties from decomposed High-Density surface EMG signals with openhdemg. Journal of Electromyography and Kinesiology 74 (2024) 102850. doi:10.1016\/j.jelekin.2023.102850","DOI":"10.1016\/j.jelekin.2023.102850"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"crossref","unstructured":"Zilin Wang Zehong Ou Yi Zhong and Yuan Wang. 2025. Cactus: A Multicore Spiking Neural Network Accelerator With Fine-Grained Structured Weight Sparsity. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2025).","DOI":"10.1109\/TVLSI.2025.3608498"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"crossref","unstructured":"Mengjuan Xu Xiang Chen Antong Sun Xu Zhang and Xun Chen. 2023. A Novel Event-Driven Spiking Convolutional Neural Network for Electromyography Pattern Recognition. IEEE Transactions on Biomedical Engineering 70 9 (2023) 2604\u20132615. doi:10.1109\/TBME.2023.3258606","DOI":"10.1109\/TBME.2023.3258606"},{"key":"e_1_3_3_2_35_2","doi-asserted-by":"crossref","unstructured":"Yuxuan Yang Qihu Xie Zihao Xuan Song Chen and Yi Kang. 2025. A neuromorphic hardware architecture based on TTFS coding with temporal quantization for spiking neural networks. Integration 103 (2025) 102403.","DOI":"10.1016\/j.vlsi.2025.102403"},{"key":"e_1_3_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICAISISAS64483.2025.11051374"},{"key":"e_1_3_3_2_37_2","doi-asserted-by":"crossref","unstructured":"Qiang Zhang Mingyue Cui Weichong Chen Yue Liu and Zhiyi Yu. 2025. UIC: A unified and scalable chip integrating neuromorphic computation and general purpose processor. Microelectronics Journal 155 (2025) 106449.","DOI":"10.1016\/j.mejo.2024.106449"}],"event":{"name":"HEART 2026: Proceedings of the 16th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","location":"Heidelberg Germany","acronym":"HEART 2026"},"container-title":["Proceedings of the 16th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3814576.3814595","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,13]],"date-time":"2026-08-13T09:26:17Z","timestamp":1786613177000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3814576.3814595"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,17]]},"references-count":36,"alternative-id":["10.1145\/3814576.3814595","10.1145\/3814576"],"URL":"https:\/\/doi.org\/10.1145\/3814576.3814595","relation":{},"subject":[],"published":{"date-parts":[[2026,6,17]]},"assertion":[{"value":"2026-08-13","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}