{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T22:56:09Z","timestamp":1781218569044,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":54,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T00:00:00Z","timestamp":1781136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Semiconductor Research Corporation","award":["2023-JU-3135"],"award-info":[{"award-number":["2023-JU-3135"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,6,11]]},"DOI":"10.1145\/3814942.3816137","type":"proceedings-article","created":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T21:59:56Z","timestamp":1781215196000},"page":"108-122","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Bandwidth Speaks, We Listen: Dynamic Memory Interleaving for Tiering"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-0341-9004","authenticated-orcid":false,"given":"Bijan","family":"Tabatabai","sequence":"first","affiliation":[{"name":"University of Wisconsin-Madison, Computer Sciences, Madison, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-9235-971X","authenticated-orcid":false,"given":"Eishan","family":"Mirakhur","sequence":"additional","affiliation":[{"name":"Micron Technology, San Jose, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0579-602X","authenticated-orcid":false,"given":"Ravi Shankar","family":"Jonnalagadda","sequence":"additional","affiliation":[{"name":"Micron Technology, San Jose, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5671-7575","authenticated-orcid":false,"given":"Vinicius","family":"Petrucci","sequence":"additional","affiliation":[{"name":"Micron Technology, San Jose, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0001-4421-281X","authenticated-orcid":false,"given":"Rohit","family":"Sehgal","sequence":"additional","affiliation":[{"name":"Micron Technology, San Jose, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0007-0525-9483","authenticated-orcid":false,"given":"Jus","family":"Singh","sequence":"additional","affiliation":[{"name":"Micron Technology, San Jose, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7926-648X","authenticated-orcid":false,"given":"Michael M.","family":"Swift","sequence":"additional","affiliation":[{"name":"University of Wisconsin-Madison, Computer Sciences, Madison, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"SPEC CPU 2017","year":"2017","unstructured":"2017. SPEC CPU 2017. https:\/\/www.spec.org\/cpu2017\/."},{"key":"e_1_3_2_1_2_1","unstructured":"2023. Micron's Perspective on Impact of CXL on DRAM Bit Growth Rate. https:\/\/www.micron.com\/content\/dam\/micron\/global\/ public\/products\/white-paper\/cxl-impact-dram-bit-growth-whitepaper.pdf."},{"key":"e_1_3_2_1_3_1","unstructured":"2024. Colloid. https:\/\/github.com\/host-architecture\/colloid."},{"key":"e_1_3_2_1_4_1","unstructured":"2024. Intel Memory Latency Checker v3.11b. https: \/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/tool\/intelrmemory-latency-checker.html."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"e_1_3_2_1_6_1","unstructured":"Scott Beamer Krste Asanovi\u0107 and David Patterson. 2017. The GAP Benchmark Suite. arXiv:1508.03619 [cs.DC] https:\/\/arxiv.org\/abs\/1508. 03619"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC41406.2024.00101"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132404"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3689031.3717471"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307681.3325398"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS49936.2021.00043"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582031"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.2307\/2310304"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00063"},{"key":"e_1_3_2_1_17_1","unstructured":"Joshua Hahn. 2025. [PATCH v7] mm\/mempolicy: Weighted Interleave Auto-tuning. https:\/\/lore.kernel.org\/lkml\/20250305200506.2529583-1- joshua.hahnjy@gmail.com\/."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1978.10837"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020"},{"key":"e_1_3_2_1_20_1","unstructured":"Konstantinos Kanellis Sujay Yadalam Fanchao Chen Michael Swift and Shivaram Venkataraman. 2025. From Good to Great: Improving Memory Tiering Performance Through Parameter Tuning. arXiv:2504.18714 [cs.OS] https:\/\/arxiv.org\/abs\/2504.18714"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446745"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872367"},{"key":"e_1_3_2_1_23_1","unstructured":"Jonghyeon Kim Wonkyo Choe and Jeongseob Ahn. 2021. Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In 2021 USENIX Annual Technical Conference (USENIX ATC '21) Irina Calciu and Geoff Kuenning (Eds.). https:\/\/www.usenix.org\/ conference\/atc21\/presentation\/kim-jonghyeon"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3358861"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3600006.3613167"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446717"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3578835"},{"key":"e_1_3_2_1_28_1","volume-title":"19th USENIX Symposium on Operating Systems Design and Implementation. 731-747","author":"Liu Jinshu","year":"2025","unstructured":"Jinshu Liu, Hamid Hadian, Hanchen Xu, and Huaicheng Li. 2025. Tiered memory management beyond hotness. In 19th USENIX Symposium on Operating Systems Design and Implementation. 731-747. https:\/\/www.usenix.org\/conference\/osdi25\/presentation\/liu"},{"key":"e_1_3_2_1_29_1","volume-title":"Minseo Park, Yunxuan Tang, Fan Lai, and Mosharaf Chowdhury.","author":"Lu Jiaheng","year":"2024","unstructured":"Jiaheng Lu, Yiwen Zhang, Hasan Al Maruf, Minseo Park, Yunxuan Tang, Fan Lai, and Mosharaf Chowdhury. 2024. Mercury: QoS-Aware Tiered Memory System. arXiv:2412.08938 [cs.OS] https:\/\/arxiv.org\/ abs\/2412.08938"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"e_1_3_2_1_33_1","volume-title":"Telescope: Telemetry for Gargantuan Memory Footprint Applications. In 2024 USENIX Annual Technical Conference (USENIX ATC 24)","author":"Nair Alan","year":"2024","unstructured":"Alan Nair, Sandeep Kumar, Aravinda Prasad, Ying Huang, Andy Rudoff, and Sreenivas Subramoney. 2024. Telescope: Telemetry for Gargantuan Memory Footprint Applications. In 2024 USENIX Annual Technical Conference (USENIX ATC 24). https:\/\/www.usenix.org\/conference\/ atc24\/presentation\/nair"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3366626.3368125"},{"key":"e_1_3_2_1_35_1","unstructured":"Dylan Patel Jeff Koch Tanj Bennett Wega Chu and Ahmad Afzel. 2024. The Memory Wall: Past Present and Future of DRAM. https: \/\/semianalysis.com\/2024\/09\/03\/the-memory-wall\/."},{"key":"e_1_3_2_1_36_1","unstructured":"Gregory Price. 2024. [PATCH v5 0\/4] mm\/mempolicy: weighted interleave mempolicy and sysfs extension. https:\/\/lore.kernel.org\/linuxmm\/20240202170238.90004-1-gregory.price@memverge.com\/."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3689031.3717462"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483550"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI55740.2022.00017"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676642.3736119"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575722"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3676641.3711999"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614256"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3735950.3735956"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2012-56"},{"key":"e_1_3_2_1_46_1","unstructured":"Bijan Tabatabai. 2025. [PATCH v4 00\/13] mm\/damon\/vaddr: Allow interleaving in migrate_{hot cold} actions. https:\/\/lore.kernel.org\/damon\/ 20250709005952.17776-1-bijan311@gmail.com\/."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3694715.3695968"},{"key":"e_1_3_2_1_48_1","volume-title":"19th USENIX Conference on File and Storage Technologies (FAST 21)","author":"Wu Kan","unstructured":"Kan Wu, Zhihan Guo, Guanzhou Hu, Kaiwei Tu, Ramnatthan Alagappan, Rathijit Sen, Kwanghyun Park, Andrea C. Arpaci-Dusseau, and Remzi H. Arpaci-Dusseau. 2021. The Storage Hierarchy is Not a Hierarchy: Optimizing Caching on Modern Storage Devices with Orthus. In 19th USENIX Conference on File and Storage Technologies (FAST 21). https:\/\/www.usenix.org\/conference\/fast21\/presentation\/wu-kan"},{"key":"e_1_3_2_1_49_1","volume-title":"18th USENIX Symposium on Operating Systems Design and Implementation. https:\/\/www.usenix.org\/ conference\/osdi24\/presentation\/xiang","author":"Xiang Lingfeng","year":"2024","unstructured":"Lingfeng Xiang, Zhen Lin, Weishu Deng, Hui Lu, Jia Rao, Yifan Yuan, and Ren Wang. 2024. Nomad:{Non-Exclusive} Memory Tiering via Transactional Page Migration. In 18th USENIX Symposium on Operating Systems Design and Implementation. https:\/\/www.usenix.org\/ conference\/osdi24\/presentation\/xiang"},{"key":"e_1_3_2_1_50_1","volume-title":"FlexMem: Adaptive Page Profiling and Migration for Tiered Memory. In 2024 USENIX Annual Technical Conference. https:\/\/www.usenix.org\/ conference\/atc24\/presentation\/xu-dong","author":"Xu Dong","year":"2024","unstructured":"Dong Xu, Junhee Ryu, Kwangsik Shin, Pengfei Su, and Dong Li. 2024. FlexMem: Adaptive Page Profiling and Migration for Tiered Memory. In 2024 USENIX Annual Technical Conference. https:\/\/www.usenix.org\/ conference\/atc24\/presentation\/xu-dong"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079092"},{"key":"e_1_3_2_1_53_1","volume-title":"Managing Memory Tiers with CXL in Virtualized Environments. In 18th USENIX Symposium on Operating Systems Design and Implementation. https:\/\/www.usenix.org\/ conference\/osdi24\/presentation\/zhong-yuhong","author":"Zhong Yuhong","year":"2024","unstructured":"Yuhong Zhong, Daniel S Berger, Carl Waldspurger, Ishwar Agarwal, Rajat Agarwal, Frank Hady, Karthik Kumar, Mark D Hill, Mosharaf Chowdhury, and Asaf Cidon. 2024. Managing Memory Tiers with CXL in Virtualized Environments. In 18th USENIX Symposium on Operating Systems Design and Implementation. https:\/\/www.usenix.org\/ conference\/osdi24\/presentation\/zhong-yuhong"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00111"}],"event":{"name":"ISMM '26: 2026 ACM SIGPLAN International Symposium on Memory Management","location":"Boulder CO USA","acronym":"ISMM '26","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 2026 ACM SIGPLAN International Symposium on Memory Management"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3814942.3816137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T22:00:30Z","timestamp":1781215230000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3814942.3816137"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,11]]},"references-count":54,"alternative-id":["10.1145\/3814942.3816137","10.1145\/3814942"],"URL":"https:\/\/doi.org\/10.1145\/3814942.3816137","relation":{},"subject":[],"published":{"date-parts":[[2026,6,11]]},"assertion":[{"value":"2026-06-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}