{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T19:46:01Z","timestamp":1786391161308,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T00:00:00Z","timestamp":1785888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100000001","name":"Semiconductor Research Corporation JUMP2.0 Cognisense, Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["2023-JU-3133"],"award-info":[{"award-number":["2023-JU-3133"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency (DARPA) Optimum Processing Technology Inside Memory Arrays (OPTIMA)","doi-asserted-by":"publisher","award":["GR00024712"],"award-info":[{"award-number":["GR00024712"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation Graduate Research Fellowship","doi-asserted-by":"publisher","award":["DGE-2545526"],"award-info":[{"award-number":["DGE-2545526"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,8,5]]},"DOI":"10.1145\/3816440.3818597","type":"proceedings-article","created":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T19:23:31Z","timestamp":1786389811000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A Top-Down Design Methodology for Accuracy-to-Noise Mapping in Analog Compute-in-Memory Systems: Evaluation on Mamba"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-6060-5312","authenticated-orcid":false,"given":"Isha","family":"Chakraborty","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2195-7479","authenticated-orcid":false,"given":"Laith A.","family":"Shamieh","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-5081-1730","authenticated-orcid":false,"given":"Wei-Chun","family":"Wang","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9010-7888","authenticated-orcid":false,"given":"Han","family":"Cho","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8894-3390","authenticated-orcid":false,"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,8,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC). 140\u2013142","author":"Chen Peiyu","year":"2023","unstructured":"Peiyu Chen, Meng Wu, Wentao Zhao, Jiajia Cui, Zhixuan Wang, Yadong Zhang, Qijun Wang, Jiayoon Ru, Linxiao Shen, Tianyu Jia, Yufei Ma, Le Ye, and Ru Huang. 2023. 7.8 A 22nm Delta-Sigma Computing-In-Memory (CIM) SRAM Macro with Near-Zero-Mean Outputs and LSB-First ADCs Achieving 21.38TOPS\/W for 8b-MAC Edge AI Processing. In 2023 IEEE International Solid-State Circuits Conference (ISSCC). 140\u2013142. doi:10.1109\/ISSCC42615.2023.10067289"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/JETCAS.2019.2910232","article-title":"Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices","volume":"9","author":"Chen Yu-Hsin","year":"2019","unstructured":"Yu-Hsin Chen, Tien-Ju Yang, Joel Emer, and Vivienne Sze. 2019. Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9, 2 (2019), 292\u2013308.","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"key":"e_1_3_2_1_3_1","volume-title":"2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). IEEE, 27\u201339","author":"Chi Ping","year":"2016","unstructured":"Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. 2016. PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. In 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA). IEEE, 27\u201339."},{"key":"e_1_3_2_1_4_1","unstructured":"Ben Feinberg T. Patrick Xiao Curtis J. Brinker Christopher H. Bennett Matthew J. Marinella and Sapan Agarwal. [n. d.]. CrossSim: accuracy simulation of analog in-memory computing. ([n. d.]). https:\/\/github.com\/sandialabs\/cross-sim"},{"key":"e_1_3_2_1_5_1","volume-title":"HPD: Hybrid Projection Decomposition for Robust State Space Models on Analog CIM Hardware. arXiv:2508.11935 [cs.AR] https:\/\/arxiv.org\/abs\/2508.11935","author":"Feng Yuannuo","year":"2025","unstructured":"Yuannuo Feng, Wenyong Zhou, Yuexi Lyu, Hanjie Liu, Zhengwu Liu, Ngai Wong, and Wang Kang. 2025. HPD: Hybrid Projection Decomposition for Robust State Space Models on Analog CIM Hardware. arXiv:2508.11935 [cs.AR] https:\/\/arxiv.org\/abs\/2508.11935"},{"key":"e_1_3_2_1_6_1","volume-title":"Fundamental Limits on the Precision of In-memory Architectures. In 2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 1\u20139.","author":"Gonugondla Sujan K.","unstructured":"Sujan K. Gonugondla, Charbel Sakr, Hassan Dbouk, and Naresh R. Shanbhag. 2020. Fundamental Limits on the Precision of In-memory Architectures. In 2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD). 1\u20139."},{"key":"e_1_3_2_1_7_1","volume-title":"Mamba: Linear-Time Sequence Modeling with Selective State Spaces. arXiv preprint arXiv:2312.00752","author":"Gu Albert","year":"2023","unstructured":"Albert Gu and Tri Dao. 2023. Mamba: Linear-Time Sequence Modeling with Selective State Spaces. arXiv preprint arXiv:2312.00752 (2023)."},{"key":"e_1_3_2_1_8_1","volume-title":"Roysdon","author":"Halloran John T.","year":"2025","unstructured":"John T. Halloran, Manbir Gulati, and Paul F. Roysdon. 2025. Mamba State-Space Models Are Lyapunov-Stable Learners. arXiv:2406.00209 [cs.LG] https:\/\/arxiv.org\/abs\/2406.00209"},{"key":"e_1_3_2_1_9_1","volume-title":"2023 IEEE International Solid-State Circuits Conference (ISSCC). 136\u2013138","author":"Hsieh Sung-En","year":"2023","unstructured":"Sung-En Hsieh, Chun-Hao Wei, Cheng-Xin Xue, Hung-Wei Lin, Wei-Hsuan Tu, En-Jui Chang, Kai-Taing Yang, Po-Heng Chen, Wei-Nan Liao, Li Lian Low, Chia-Da Lee, Allen-CL Lu, Jenwei Liang, Chih-Chung Cheng, and Tzung-Hung Kang. 2023. 7.6 A 70.85-86.27TOPS\/W PVT-Insensitive 8b Word-Wise ACIM with Post-Processing Relaxation. In 2023 IEEE International Solid-State Circuits Conference (ISSCC). 136\u2013138. doi:10.1109\/ISSCC42615.2023.10067335"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3119018"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3140414"},{"key":"e_1_3_2_1_12_1","volume-title":"2018 IEEE International Solid-State Circuits Conference - (ISSCC). 358\u2013360","author":"Kull Lukas","year":"2018","unstructured":"Lukas Kull, Danny Luu, Christian Menolfi, Matthias Braendli, Pier Andrea Francese, Thomas Morf, Marcel Kossel, Alessandro Cevrero, Ilter Ozkaya, and Thomas Toifl. 2018. A 24-to-72GS\/s 8b time-interleaved SAR ADC with 2.0-to-3.3pJ\/conversion and >30dB SNDR at nyquist in 14nm CMOS FinFET. In 2018 IEEE International Solid-State Circuits Conference - (ISSCC). 358\u2013360. doi:10.1109\/ISSCC.2018.8310332"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1038\/s44287-025-00187-1"},{"key":"e_1_3_2_1_14_1","volume-title":"Efficient Unstructured Pruning of Mamba State-Space Models for Resource-Constrained Environments. arXiv preprint arXiv:2505.08299","year":"2025","unstructured":"et al. Liu. 2025. Efficient Unstructured Pruning of Mamba State-Space Models for Resource-Constrained Environments. arXiv preprint arXiv:2505.08299 (2025)."},{"key":"e_1_3_2_1_15_1","unstructured":"Boris Murmann. [n. d.]. ADC Performance Survey 1997\u20132025. [Online]. Available: https:\/\/github.com\/bmurmann\/ADC-survey."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/72.317730"},{"key":"e_1_3_2_1_17_1","volume-title":"Random Variables, and Stochastic Processes","author":"Papoulis Athanasios","unstructured":"Athanasios Papoulis and S. Unnikrishna Pillai. 2002. Probability, Random Variables, and Stochastic Processes (4th ed.). McGraw-Hill.","edition":"4"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Xiaochen Peng Shanshi Huang Hongwu Jiang Anni Lu and Shimeng Yu. 2020. DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-chip Training. arXiv:2003.06471 [cs.ET] https:\/\/arxiv.org\/abs\/2003.06471","DOI":"10.1109\/TCAD.2020.3043731"},{"key":"e_1_3_2_1_19_1","volume-title":"2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS). 1\u20134. doi:10","author":"Rasch Malte J.","year":"2021","unstructured":"Malte J. Rasch, Diego Moreda, Tayfun Gokmen, Manuel Le Gallo, Fabio Carta, Cindy Goldberg, Kaoutar El Maghraoui, Abu Sebastian, and Vijay Narayanan. 2021. A Flexible and Fast PyTorch Toolkit for Simulating Training and Inference on Analog Crossbar Arrays. In 2021 IEEE 3rd International Conference on Artificial Intelligence Circuits and Systems (AICAS). 1\u20134. doi:10.1109\/AICAS51828.2021.9458494"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"James Read Ming-Yen Lee Wei-Hsing Huang Yuan-Chun Luo Anni Lu and Shimeng Yu. 2026. NeuroSim V1.5: Improved Software Backbone for Benchmarking Compute-in-Memory Accelerators with Device and Circuit-level Non-idealities. arXiv:2505.02314 [cs.AR] https:\/\/arxiv.org\/abs\/2505.02314","DOI":"10.1109\/TCAD.2026.3674448"},{"key":"e_1_3_2_1_21_1","volume-title":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC). 25\u201328","author":"Roy Saion K.","unstructured":"Saion K. Roy, Han-Mo Ou, Mostafa G. Ahmed, Peter Deaville, Bonan Zhang, Naveen Verma, Pavan K. Hanumolu, and Naresh R. Shanbhag. 2023. Compute SNR-boosted 22 nm MRAM-based In-memory Computing Macro using Statistical Error Compensation. In ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC). 25\u201328. doi:10.1109\/ESSCIRC59616.2023.10268688"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/3007787.3001139","article-title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","volume":"44","author":"Shafiee Ali","year":"2016","unstructured":"Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R Stanley Williams, and Vivek Srikumar. 2016. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ACM SIGARCH Computer Architecture News 44, 3 (2016), 14\u201326.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2024.3382479"},{"key":"e_1_3_2_1_24_1","unstructured":"Vivienne Sze and et al. 2017. Efficient Processing of Deep Neural Networks: A Tutorial and Survey. arXiv:1703.09039 [cs.CV] https:\/\/arxiv.org\/abs\/1703.09039"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2025.3590757"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/19.492748"},{"key":"e_1_3_2_1_28_1","unstructured":"James Wu et al. 2024. Mamba State-Space Models Are Lyapunov-Stable Learners. arXiv preprint arXiv:2406.00209 (2024)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3605286"},{"key":"e_1_3_2_1_30_1","volume-title":"2025 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"68","author":"Zhao Han","year":"2025","unstructured":"Han Zhao, Xuanhao Zhang, Qijin Deng, Jialin Hu, Zhenbing Li, Shiheng Yang, and Jiaxin Liu. 2025. 18.1 A Fully Dynamic Noise-Shaping SAR ADC Achieving 120dB SNDR and 189dB FoMs in 1kHz BW. In 2025 IEEE International Solid-State Circuits Conference (ISSCC), Vol. 68. 306\u2013308. doi:10.1109\/ISSCC49661.2025.10904778"}],"event":{"name":"ISLPED '26: ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Evanston IL USA","acronym":"ISLPED '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3816440.3818597","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T19:26:48Z","timestamp":1786390008000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3816440.3818597"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8,5]]},"references-count":30,"alternative-id":["10.1145\/3816440.3818597","10.1145\/3816440"],"URL":"https:\/\/doi.org\/10.1145\/3816440.3818597","relation":{},"subject":[],"published":{"date-parts":[[2026,8,5]]},"assertion":[{"value":"2007-02-20","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2009-06-05","order":2,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2026-08-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}