{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T19:45:14Z","timestamp":1786391114300,"version":"build-2736575974"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T00:00:00Z","timestamp":1785888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,8,5]]},"DOI":"10.1145\/3816440.3818667","type":"proceedings-article","created":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T19:23:31Z","timestamp":1786389811000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["PowerFlow-DNN: Compiler-Directed Fine-Grained Power Orchestration for End-to-End Edge AI Inference"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-4088-8331","authenticated-orcid":false,"given":"Paul (Yi-Chia)","family":"Chen","sequence":"first","affiliation":[{"name":"University of Southern California, Los Angeles, California, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5353-7774","authenticated-orcid":false,"given":"Claire Jeongeun","family":"Kim","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, California, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9583-7502","authenticated-orcid":false,"given":"Wenbo","family":"Zhu","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, California, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-3987-1683","authenticated-orcid":false,"given":"Yuanhan","family":"Li","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, California, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-4441-6574","authenticated-orcid":false,"given":"Shunyao","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, California, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-2824-5226","authenticated-orcid":false,"given":"Chenjie","family":"Weng","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, California, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2385-619X","authenticated-orcid":false,"given":"Christopher","family":"Torng","sequence":"additional","affiliation":[{"name":"University of Southern California, Los Angeles, California, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,8,10]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"End-to-end design of ingestible electronics. Nature Electronics (Feb","author":"Abdigazy Angsagan","year":"2024","unstructured":"Angsagan Abdigazy, Mohammed Arfan, Gianluca Lazzi, Constantine Sideris, Alex Abramson, and Yasser Khan. 2024. End-to-end design of ingestible electronics. Nature Electronics (Feb 2024)."},{"key":"e_1_3_2_1_2_1","volume-title":"Md Farhad Hassan, and Yasser Khan.","author":"Abdigazy Angsagan","year":"2024","unstructured":"Angsagan Abdigazy, Mohammed Arfan, June Shao, Mohammad Islam Shafiqul, Md Farhad Hassan, and Yasser Khan. 2024. 3D gas mapping in the gut with AI-enabled ingestible and wearable electronics. Cell Reports Physical Science (Jul 2024)."},{"key":"e_1_3_2_1_3_1","volume-title":"Energy-performance Tradeoffs in Processor Architecture and Circuit Design: A Marginal Cost Analysis. Int'l Symp. on Computer Architecture (ISCA) (Jun","author":"Azizi Omid","year":"2010","unstructured":"Omid Azizi, Aqeel Mahesri, Benjamin C. Lee, Sanjay J. Patel, and Mark Horowitz. 2010. Energy-performance Tradeoffs in Processor Architecture and Circuit Design: A Marginal Cost Analysis. Int'l Symp. on Computer Architecture (ISCA) (Jun 2010)."},{"key":"e_1_3_2_1_4_1","article-title":"Klotski v2: Improved dnn model orchestration framework for dataflow architecture accelerators","author":"Bai Chen","year":"2024","unstructured":"Chen Bai, Xuechao Wei, Youwei Zhuo, Yi Cai, Hongzhong Zheng, Bei Yu, and Yuan Xie. 2024. Klotski v2: Improved dnn model orchestration framework for dataflow architecture accelerators. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (Aug 2024).","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_5_1","article-title":"Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks","author":"Chen Yu-Hsin","year":"2017","unstructured":"Yu-Hsin Chen, Tushar Krishna, Joel S. Emer, and Vivienne Sze. 2017. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks. IEEE Journal of Solid-State Circuits (JSSC) (Jan 2017).","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"e_1_3_2_1_6_1","volume-title":"MINDFUL: Safe, Implantable, Large-Scale Brain-Computer Interfaces from a System-Level Design Perspective. Int'l Symp. on Microarchitecture (MICRO) (Oct","author":"Eichler Guy","year":"2025","unstructured":"Guy Eichler, Yatin Gilhotra, Nanyu Zeng, Martha Kim, Kenneth Shepard, and Luca Carloni. 2025. MINDFUL: Safe, Implantable, Large-Scale Brain-Computer Interfaces from a System-Level Design Perspective. Int'l Symp. on Microarchitecture (MICRO) (Oct 2025)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1952998.1952999","article-title":"Fine-Grained DVFS Using On-Chip Regulators","volume":"8","author":"Eyerman Stijin","year":"2011","unstructured":"Stijin Eyerman and Lieven Eechkout. 2011. Fine-Grained DVFS Using On-Chip Regulators. ACM Trans. on Architecture and Code Optimization (TACO) 8, 1 (Apr 2011), 1:1-1:24.","journal-title":"ACM Trans. on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_8_1","volume-title":"PowerLens: An Adaptive DVFS Framework for Optimizing Energy Efficiency in Deep Neural Networks. Design Automation Conf. (DAC) (Jan","author":"Geng Jiawei","year":"2026","unstructured":"Jiawei Geng, Zongwei Zhu, Weihong Liu, Xuehai Zhou, and Boyu Li. 2026. PowerLens: An Adaptive DVFS Framework for Optimizing Energy Efficiency in Deep Neural Networks. Design Automation Conf. (DAC) (Jan 2026)."},{"key":"e_1_3_2_1_9_1","volume-title":"Kenneth Mai, Brandon Lucia, and Nathan Beckmann.","author":"Gobieski Graham","year":"2021","unstructured":"Graham Gobieski, Ahmet Oguz Atli, Kenneth Mai, Brandon Lucia, and Nathan Beckmann. 2021. Snafu: An Ultra-Low-Power, Energy-Minimal CGRA-Generation Framework and Architecture. Int'l Symp. on Computer Architecture (ISCA) (Jun 2021)."},{"key":"e_1_3_2_1_10_1","volume-title":"Riptide: A programmable, energy-minimal dataflow compiler and architecture. Int'l Symp. on Microarchitecture (MICRO) (Oct","author":"Gobieski Graham","year":"2022","unstructured":"Graham Gobieski, Souradip Ghosh, Marijn Heule, Todd Mowry, Tony Nowatzki, Nathan Beckmann, and Brandon Lucia. 2022. Riptide: A programmable, energy-minimal dataflow compiler and architecture. Int'l Symp. on Microarchitecture (MICRO) (Oct 2022)."},{"key":"e_1_3_2_1_11_1","volume-title":"Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks. Int'l Symp. on Microarchitecture (MICRO) (Dec","author":"Godycki Waclaw","year":"2014","unstructured":"Waclaw Godycki, Christopher Torng, Ivan Bukreyev, Alyssa Apsel, and Christopher Batten. 2014. Enabling Realistic Fine-Grain Voltage Scaling with Reconfigurable Power Distribution Networks. Int'l Symp. on Microarchitecture (MICRO) (Dec 2014)."},{"key":"e_1_3_2_1_12_1","volume-title":"Crane: Inter-Layer Scheduling Framework for DNN Inference and Training Co-Support on Tiled Architecture. Int'l Symp. on Microarchitecture (MICRO) (Oct","author":"Gong Yu","year":"2025","unstructured":"Yu Gong, Lingyi Huang, Haodong Chang, Rongjian Liang, Cheng Yang, Zhexiang Tang, Jiang Hu, and Bo Yuan. 2025. Crane: Inter-Layer Scheduling Framework for DNN Inference and Training Co-Support on Tiled Architecture. Int'l Symp. on Microarchitecture (MICRO) (Oct 2025)."},{"key":"e_1_3_2_1_13_1","volume-title":"SysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile Processors. Int'l Symp. on Computer Architecture (ISCA) (Jul","author":"Haj-Yahya Jawad","year":"2020","unstructured":"Jawad Haj-Yahya, Mohammed Alser, Jeremie Kim, A. Giray Ya\u011fl\u0131k\u00e7\u0131, Nandita Vijaykumar, Efraim Rotem, and Onur Mutlu. 2020. SysScale: Exploiting Multi-domain Dynamic Voltage and Frequency Scaling for Energy Efficient Mobile Processors. Int'l Symp. on Computer Architecture (ISCA) (Jul 2020)."},{"key":"e_1_3_2_1_14_1","volume-title":"Deep residual learning for image recognition. ICCV (Jun","author":"He Kaiming","year":"2016","unstructured":"Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. 2016. Deep residual learning for image recognition. ICCV (Jun 2016)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Andrew Howard Mark Sandler Grace Chu Liang-Chieh Chen Bo Chen Mingxing Tan Weijun Wang Yukun Zhu Ruoming Pang Vijay Vasudevan et al. 2019. Searching for mobilenetv3. ICCV (May 2019).","DOI":"10.1109\/ICCV.2019.00140"},{"key":"e_1_3_2_1_16_1","volume-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and< 0.5 MB model size. arXiv preprint arXiv:1602.07360 (Nov","author":"Iandola Forrest N","year":"2016","unstructured":"Forrest N Iandola, Song Han, Matthew W Moskewicz, Khalid Ashraf, William J Dally, and Kurt Keutzer. 2016. SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and< 0.5 MB model size. arXiv preprint arXiv:1602.07360 (Nov 2016)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"C. Isci and M. Martonosi. 2006. Live Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management. Int'l Symp. on Microarchitecture (MICRO) (Dec 2006).","DOI":"10.1109\/MICRO.2006.30"},{"key":"e_1_3_2_1_18_1","article-title":"A Trimodal Wireless Implantable Neural Interface System-on-Chip","author":"Jia Yaoyao","year":"2021","unstructured":"Yaoyao Jia, Ulkuhan Guler, Yen-Pang Lai, Yan Gong, Arthur Weber, Wen Li, and Maysam Ghovanloo. 2021. A Trimodal Wireless Implantable Neural Interface System-on-Chip. IEEE Transactions on Biomedical Circuits and Systems (Nov 2021).","journal-title":"IEEE Transactions on Biomedical Circuits and Systems"},{"key":"e_1_3_2_1_19_1","first-page":"8","article-title":"Fully-Integrated On-Chip DC-DC Converter With a 450X Output Range","volume":"46","author":"Kudva S. S.","year":"2011","unstructured":"S. S. Kudva and R. Harjani. 2011. Fully-Integrated On-Chip DC-DC Converter With a 450X Output Range. IEEE Journal of Solid-State Circuits (JSSC) 46, 8 (Aug 2011), 1940\u20131951.","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"e_1_3_2_1_20_1","volume-title":"Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators. Int'l Conf. on High-Performance Computing (HIPC) (Jan","author":"Liu Siqin","year":"2022","unstructured":"Siqin Liu and Avinash Karanth. 2022. Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators. Int'l Conf. on High-Performance Computing (HIPC) (Jan 2022)."},{"key":"e_1_3_2_1_21_1","volume-title":"MobileVit: light-weight, generalpurpose, and mobile-friendly vision transformer. arXiv preprint arXiv:2110.02178 (Oct","author":"Mehta Sachin","year":"2021","unstructured":"Sachin Mehta and Mohammad Rastegari. 2021. MobileVit: light-weight, generalpurpose, and mobile-friendly vision transformer. arXiv preprint arXiv:2110.02178 (Oct 2021)."},{"key":"e_1_3_2_1_22_1","volume-title":"Booster: Reactive Core Acceleration For Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips. Int'l Symp. on High-Performance Computer Architecture (HPCA) (Feb","author":"Miller Timothy N.","year":"2012","unstructured":"Timothy N. Miller, Xiang Pan, Renji Thomas, Naser Sedaghati, and Radu Teodorescu. 2012. Booster: Reactive Core Acceleration For Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips. Int'l Symp. on High-Performance Computer Architecture (HPCA) (Feb 2012)."},{"key":"e_1_3_2_1_23_1","volume-title":"Advances in Emerging Memory Technologies: From Data Storage to Artificial Intelligence. Applied Sciences (Nov","author":"Molas Gabriel","year":"2021","unstructured":"Gabriel Molas and Etienne Nowak. 2021. Advances in Emerging Memory Technologies: From Data Storage to Artificial Intelligence. Applied Sciences (Nov 2021)."},{"key":"e_1_3_2_1_24_1","volume-title":"Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains. ACM Trans. on Reconfigurable Technology and Systems (TRETS) (Apr","author":"Nayak Ankita","year":"2023","unstructured":"Ankita Nayak, Keyi Zhang, Raj Setaluri, Alex Carsello, Makai Mann, Christopher Torng, Stephen Richardson, Rick Bahr, Pat Hanrahan, Mark Horowitz, and Priyanka Raina. 2023. Improving Energy Efficiency of CGRAs with Low-Overhead Fine-Grained Power Domains. ACM Trans. on Reconfigurable Technology and Systems (TRETS) (Apr 2023)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2015.2391254","article-title":"Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy","author":"Oboril Fabian","year":"2015","unstructured":"Fabian Oboril, Rajendra Bishnoi, Mojtaba Ebrahimi, and Mehdi B. Tahoori. 2015. Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (Jan 2015).","journal-title":"IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD)"},{"key":"e_1_3_2_1_26_1","volume-title":"CHIMERA: A 0.92-TOPS, 2.2-TOPS\/W edge AI accelerator with 2-MByte on-chip foundry resistive RAM for efficient training and inference","author":"Prabhu Kartik","year":"2022","unstructured":"Kartik Prabhu, Albert Gural, Zainab F Khan, Robert M Radway, Massimo Giordano, Kalhan Koul, Rohan Doshi, John W Kustin, Timothy Liu, Gregorio B Lopes, et al. 2022. CHIMERA: A 0.92-TOPS, 2.2-TOPS\/W edge AI accelerator with 2-MByte on-chip foundry resistive RAM for efficient training and inference. IEEE Journal of Solid-State Circuits (JSSC) (Jan 2022)."},{"key":"e_1_3_2_1_27_1","volume-title":"Symp. on Very Large-Scale Integration Technology and Circuits (VLSI) (Jun","author":"Prabhu Kartik","year":"2024","unstructured":"Kartik Prabhu, Robert M Radway, Y Jeffrey, Kai Bartolone, Massimo Giordano, Fabian Peddinghaus, Yonatan Urman, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, et al. 2024. MINOTAUR: An edge transformer inference and training accelerator with 12 MBytes on-chip resistive RAM and fine-grained spatiotemporal power gating. Symp. on Very Large-Scale Integration Technology and Circuits (VLSI) (Jun 2024)."},{"key":"e_1_3_2_1_28_1","volume-title":"Edge artificial intelligence wireless video capsule endoscopy. Scientific Reports (Aug","author":"Sahafi Ali","year":"2022","unstructured":"Ali Sahafi, Y Wang, CLM Rasmussen, P Bollen, G Baatrup, V Blanes-Vidal, J Herp, and ES Nadimi. 2022. Edge artificial intelligence wireless video capsule endoscopy. Scientific Reports (Aug 2022)."},{"key":"e_1_3_2_1_29_1","volume-title":"A Design Methodology for Switched-Capacitor DC-DC Converters. Ph. D. Dissertation. EECS Department","author":"Seeman Michael","unstructured":"Michael Seeman. 2009. A Design Methodology for Switched-Capacitor DC-DC Converters. Ph. D. Dissertation. EECS Department, University of California, Berkeley."},{"key":"e_1_3_2_1_30_1","volume-title":"Pipestitch: An energy-minimal dataflow architecture with lightweight threads. Int'l Symp. on Microarchitecture (MICRO) (Dec","author":"Serafin Nathan","year":"2023","unstructured":"Nathan Serafin, Souradip Ghosh, Harsh Desai, Nathan Beckmann, and Brandon Lucia. 2023. Pipestitch: An energy-minimal dataflow architecture with lightweight threads. Int'l Symp. on Microarchitecture (MICRO) (Dec 2023)."},{"key":"e_1_3_2_1_31_1","volume-title":"Design of a hybrid AI network circuit for epilepsy detection with 97.5% accuracy and low cost-latency. Frontiers in Physiology (Mar","author":"Sheng Liufang","year":"2025","unstructured":"Liufang Sheng, Xuanxu Chen, Yuejun Zhang, Ke Yan, Junping Chen, Zhikang Chen, Hanyu Shi, and Yi Gong. 2025. Design of a hybrid AI network circuit for epilepsy detection with 97.5% accuracy and low cost-latency. Frontiers in Physiology (Mar 2025)."},{"key":"e_1_3_2_1_32_1","volume-title":"ICED: An Integrated CGRA Framework Enabling DVFS-Aware Acceleration. Int'l Symp. on Microarchitecture (MICRO) (Dec","author":"Tan Cheng","year":"2024","unstructured":"Cheng Tan, Miaomiao Jiang, Deepak Patil, Yanghui Ou, Zhaoying Li, Lei Ju, Tulika Mitra, Hyunchul Park, Antonino Tumeo, and Jeff Zhang. 2024. ICED: An Integrated CGRA Framework Enabling DVFS-Aware Acceleration. Int'l Symp. on Microarchitecture (MICRO) (Dec 2024)."},{"key":"e_1_3_2_1_33_1","volume-title":"Exploring Coarse-Grained Reconfigurable Architectures for Irregular Loop Specialization using Ultra-Elastic Dataflow. Int'l Symp. on High-Performance Computer Architecture (HPCA) (Apr","author":"Torng Christopher","year":"2021","unstructured":"Christopher Torng, Peitian Pan, Yanghui Ou, Cheng Tan, and Christopher Batten. 2021. Exploring Coarse-Grained Reconfigurable Architectures for Irregular Loop Specialization using Ultra-Elastic Dataflow. Int'l Symp. on High-Performance Computer Architecture (HPCA) (Apr 2021)."},{"key":"e_1_3_2_1_34_1","volume-title":"Asymmetry-Aware Work-Stealing Runtimes. Int'l Symp. on Computer Architecture (ISCA) (Jun","author":"Torng Christopher","year":"2016","unstructured":"Christopher Torng, Moyang Wang, and Christopher Batten. 2016. Asymmetry-Aware Work-Stealing Runtimes. Int'l Symp. on Computer Architecture (ISCA) (Jun 2016)."},{"key":"e_1_3_2_1_35_1","first-page":"4","article-title":"A 167-Processor Computational Platform in 65-nm CMOS","volume":"44","author":"Truong D.N.","year":"2009","unstructured":"D.N. Truong, W.H. Cheng, T. Mohsenin, Zhiyi Yu, A.T. Jacobson, G. Landge, M.J. Meeuwsen, C. Watnik, A.T. Tran, Zhibin Xiao, E.W. Work, J.W. Webb, P.V. Mejia, and B.M. Baas. 2009. A 167-Processor Computational Platform in 65-nm CMOS. IEEE Journal of Solid-State Circuits (JSSC) 44, 4 (Apr 2009), 1130\u20131144.","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"e_1_3_2_1_36_1","volume-title":"Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression. Int'l Conf. on VLSI Design (VLSID) (Jan","author":"Usami Kimiyoshi","year":"2009","unstructured":"Kimiyoshi Usami, Toshiaki Shirai, Tasunori Hashida, Hiroki Masuda, Seidai Takeda, Mitsutaka Nakata, Naomi Seki, Hideharu Amano, Mitaro Namiki, Masashi Imai, Masaaki Kondo, and Hiroshi Nakamura. 2009. Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression. Int'l Conf. on VLSI Design (VLSID) (Jan 2009)."},{"key":"e_1_3_2_1_37_1","volume-title":"Scheduling for Reduced CPU Energy. Symp. on Operating System Design and Implementation (OSDI)","author":"Weiser M.","year":"1994","unstructured":"M. Weiser, B. Welch, A. J. Demers, and S. Shenker. 1994. Scheduling for Reduced CPU Energy. Symp. on Operating System Design and Implementation (OSDI) (1994)."},{"key":"e_1_3_2_1_38_1","volume-title":"ReGate: Enabling Power Gating in Neural Processing Units. Int'l Symp. on Microarchitecture (MICRO) (Oct","author":"Xue Yuqi","year":"2025","unstructured":"Yuqi Xue and Jian Huang. 2025. ReGate: Enabling Power Gating in Neural Processing Units. Int'l Symp. on Microarchitecture (MICRO) (Oct 2025)."},{"key":"e_1_3_2_1_39_1","article-title":"The Limit of Dynamic Voltage Scaling and Insomniac Dynamic Voltage Scaling","author":"Zhai Bo","year":"2005","unstructured":"Bo Zhai, David Blaauw, Dennis Sylvester, and Krisztian Flautner. 2005. The Limit of Dynamic Voltage Scaling and Insomniac Dynamic Voltage Scaling. IEEE Trans. on Very Large-Scale Integration Systems (TVLSI) (Nov 2005).","journal-title":"IEEE Trans. on Very Large-Scale Integration Systems (TVLSI)"}],"event":{"name":"ISLPED '26: ACM\/IEEE International Symposium on Low Power Electronics and Design","location":"Evanston IL USA","acronym":"ISLPED '26","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3816440.3818667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T19:23:40Z","timestamp":1786389820000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3816440.3818667"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8,5]]},"references-count":39,"alternative-id":["10.1145\/3816440.3818667","10.1145\/3816440"],"URL":"https:\/\/doi.org\/10.1145\/3816440.3818667","relation":{},"subject":[],"published":{"date-parts":[[2026,8,5]]},"assertion":[{"value":"2026-08-10","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}