{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T06:14:13Z","timestamp":1784182453467,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,8,4]],"date-time":"2026-08-04T00:00:00Z","timestamp":1785801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100010661","name":"European Union Horizon 2020","doi-asserted-by":"publisher","award":["871737"],"award-info":[{"award-number":["871737"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010661","name":"European Union Horizon 2020","doi-asserted-by":"publisher","award":["813713"],"award-info":[{"award-number":["813713"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010661","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["441959088"],"award-info":[{"award-number":["441959088"]}],"id":[{"id":"10.13039\/100010661","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Deutsche Forschungsgemeinschaft","award":["432009531"],"award-info":[{"award-number":["432009531"]}]},{"name":"European Research Council","award":["101119062"],"award-info":[{"award-number":["101119062"]}]},{"name":"Ubbo Emmius Funds"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,8,4]]},"DOI":"10.1145\/3822454.3822459","type":"proceedings-article","created":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T05:57:39Z","timestamp":1784181459000},"page":"67-74","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Open-source asynchronous periphery for mixed-signal neuromorphic chips"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3716-3992","authenticated-orcid":false,"given":"Hugh","family":"Greatorex","sequence":"first","affiliation":[{"name":"University of Groningen, Groningen, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4891-4835","authenticated-orcid":false,"given":"Madison","family":"Cotteret","sequence":"additional","affiliation":[{"name":"University of Groningen, Groningen, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2850-8079","authenticated-orcid":false,"given":"Michele","family":"Mastella","sequence":"additional","affiliation":[{"name":"Neuronova, Milan, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5036-1969","authenticated-orcid":false,"given":"Arianna","family":"Rubino","sequence":"additional","affiliation":[{"name":"ETH Zurich, Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5518-8990","authenticated-orcid":false,"given":"Elisabetta","family":"Chicca","sequence":"additional","affiliation":[{"name":"University of Groningen, Groningen, Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5399-8992","authenticated-orcid":false,"given":"Ole","family":"Richter","sequence":"additional","affiliation":[{"name":"Technical University of Denmark, Kgs. Lyngby, Denmark and Yale University, New Haven, CT, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,8,4]]},"reference":[{"key":"e_1_3_3_2_2_2","doi-asserted-by":"crossref","unstructured":"Arvind and D\u00a0E Culler. 1986. Dataflow Architectures. Annual Review of Computer Science 1 1 (June 1986) 225\u2013253. doi:10.1146\/annurev.cs.01.060186.001301","DOI":"10.1146\/annurev.cs.01.060186.001301"},{"key":"e_1_3_3_2_3_2","doi-asserted-by":"crossref","unstructured":"Samira Ataei Wenmian Hua Yihang Yang Rajit Manohar Yi-Shan Lu Jiayuan He Sepideh Maleki and Keshav Pingali. 2021. An Open-Source EDA Flow for Asynchronous Logic. IEEE Design & Test 38 2 (April 2021) 27\u201337. doi:10.1109\/MDAT.2021.3051334","DOI":"10.1109\/MDAT.2021.3051334"},{"key":"e_1_3_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1999.756038"},{"key":"e_1_3_3_2_5_2","doi-asserted-by":"crossref","unstructured":"Kwabena\u00a0A. Boahen. 2000. Point-to-point connectivity between neuromorphic chips using address events. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 47 5 (May 2000) 416\u2013434. doi:10.1109\/82.842110","DOI":"10.1109\/82.842110"},{"key":"e_1_3_3_2_6_2","doi-asserted-by":"crossref","unstructured":"Kwabena\u00a0A. Boahen. 2004. A Burst-Mode Word-Serial Address-Event Link\u2014I: Transmitter Design. IEEE Transactions on Circuits and Systems I: Regular Papers 51 7 (July 2004) 1269\u20131280. doi:10.1109\/TCSI.2004.830703","DOI":"10.1109\/TCSI.2004.830703"},{"key":"e_1_3_3_2_7_2","doi-asserted-by":"crossref","unstructured":"Kwabena\u00a0A. Boahen. 2004. A Burst-Mode Word-Serial Address-Event Link\u2014III: Analysis and Test Results. IEEE Transactions on Circuits and Systems I: Regular Papers 51 7 (July 2004) 1292\u20131300. doi:10.1109\/TCSI.2004.830701","DOI":"10.1109\/TCSI.2004.830701"},{"key":"e_1_3_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS48785.2022.9937833"},{"key":"e_1_3_3_2_9_2","doi-asserted-by":"crossref","unstructured":"Mike Davies Narayan Srinivasa Tsung-Han Lin Gautham Chinya Yongqiang Cao Sri\u00a0Harsha Choday Georgios Dimou Prasad Joshi Nabil Imam Shweta Jain Yuyun Liao Chit-Kwan Lin Andrew Lines Ruokun Liu Deepak Mathaikutty Steven McCoy Arnab Paul Jonathan Tse Guruguhanathan Venkataramanan Yi-Hsin Weng Andreas Wild Yoonseok Yang and Hong Wang. 2018. Loihi: A Neuromorphic Manycore Processor with On-Chip Learning. IEEE Micro 38 1 (Jan. 2018) 82\u201399. doi:10.1109\/MM.2018.112130359","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_3_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00026"},{"key":"e_1_3_3_2_11_2","doi-asserted-by":"crossref","unstructured":"Charlotte Frenkel Jean-Didier Legat and David Bol. 2019. MorphIC: A 65-nm 738k-Synapse\/mm2 Quad-Core Binary-Weight Digital Neuromorphic Processor With Stochastic Spike-Driven Online Learning. IEEE Transactions on Biomedical Circuits and Systems 13 5 (2019) 999\u20131010. doi:10.1109\/TBCAS.2019.2928793","DOI":"10.1109\/TBCAS.2019.2928793"},{"key":"e_1_3_3_2_12_2","doi-asserted-by":"crossref","unstructured":"Hugh Greatorex Ole Richter Michele Mastella Madison Cotteret Philipp Klein Maxime Fabre Arianna Rubino Willian Soares\u00a0Gir\u00e3o Junren Chen Martin Ziegler Laura B\u00e9gon-Lours Giacomo Indiveri and Elisabetta Chicca. 2025. A neuromorphic processor with on-chip learning for beyond-CMOS device integration. Nature Communications 16 1 (July 2025) 6424. doi:10.1038\/s41467-025-61576-6","DOI":"10.1038\/s41467-025-61576-6"},{"key":"e_1_3_3_2_13_2","doi-asserted-by":"crossref","unstructured":"Giacomo Indiveri Bernab\u00e9 Linares-Barranco Tara\u00a0Julia Hamilton Andr\u00e9\u00a0Van Schaik Ralph Etienne-Cummings Tobi Delbruck Shih-Chii Liu Piotr Dudek Philipp H\u00e4fliger Sylvie Renaud Johannes Schemmel Gert Cauwenberghs John Arthur Kai Hynna Fopefolu Folowosele Sylvain Saighi Teresa Serrano-Gotarredona Jayawan Wijekoon Yingxue Wang and Kwabena Boahen. 2011. Neuromorphic Silicon Neuron Circuits. Frontiers in Neuroscience 5 (2011). doi:10.3389\/fnins.2011.00073","DOI":"10.3389\/fnins.2011.00073"},{"key":"e_1_3_3_2_14_2","doi-asserted-by":"crossref","unstructured":"Lyes Khacef Philipp Klein Matteo Cartiglia Arianna Rubino Giacomo Indiveri and Elisabetta Chicca. 2023. Spike-based local synaptic plasticity: a survey of computational models and neuromorphic circuits. Neuromorphic Computing and Engineering 3 4 (Dec. 2023) 042001. doi:10.1088\/2634-4386\/ad05da","DOI":"10.1088\/2634-4386\/ad05da"},{"key":"e_1_3_3_2_15_2","doi-asserted-by":"crossref","unstructured":"Ben Lee and Ali\u00a0R. Hurson. 1994. Dataflow architectures and multithreading. Computer 27 8 (Aug. 1994) 27\u201339. doi:10.1109\/2.303620","DOI":"10.1109\/2.303620"},{"key":"e_1_3_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.25"},{"key":"e_1_3_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.5555\/865824"},{"key":"e_1_3_3_2_18_2","volume-title":"Event-Based Neuromorphic Systems","author":"Liu Shih-Chii","year":"2014","unstructured":"Shih-Chii Liu, Tobi Delbruck, Giacomo Indiveri, Adrian Whatley, and Rodney Douglas. 2014. Event-Based Neuromorphic Systems. John Wiley & Sons. doi:10.1002\/9781118927601"},{"key":"e_1_3_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"e_1_3_3_2_20_2","unstructured":"Alain\u00a0J. Martin. 1989. Programming in VLSI: from Communicating Processes to Delay-Insensitive Circuits. UT Year of Programming Institute on Concurrent Programming (1989)."},{"key":"e_1_3_3_2_21_2","doi-asserted-by":"crossref","unstructured":"C. Mead. 1990. Neuromorphic electronic systems. Proc. IEEE 78 10 (Oct. 1990) 1629\u20131636. doi:10.1109\/5.58356","DOI":"10.1109\/5.58356"},{"key":"e_1_3_3_2_22_2","doi-asserted-by":"crossref","unstructured":"Saber Moradi Ning Qiao Fabio Stefanini and Giacomo Indiveri. 2018. A Scalable Multicore Architecture With Heterogeneous Memory Structures for Dynamic Neuromorphic Asynchronous Processors (DYNAPs). IEEE Transactions on Biomedical Circuits and Systems 12 1 (Feb. 2018) 106\u2013122. doi:10.1109\/TBCAS.2017.2759700","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"e_1_3_3_2_23_2","first-page":"289","volume-title":"Symposium on the Application of Switching Theory to Space Technology","author":"Muller David\u00a0E","year":"1962","unstructured":"David\u00a0E Muller. 1962. Asynchronous logics and application to information processing. In Symposium on the Application of Switching Theory to Space Technology. Stanford University Press, 289\u2013297."},{"key":"e_1_3_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS58349.2023.10388815"},{"key":"e_1_3_3_2_25_2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC58294.2023.10239566"},{"key":"e_1_3_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1145\/3589737.3606008"},{"key":"e_1_3_3_2_27_2","doi-asserted-by":"crossref","unstructured":"Ole Richter Chenxi Wu Adrian\u00a0Maurice Whatley German K\u00f6stinger Carsten Nielsen Ning Qiao and Giacomo Indiveri. 2024. DYNAP-SE2: a scalable multi-core dynamic neuromorphic asynchronous spiking neural network processor. Neuromorphic Computing and Engineering 4 (Jan. 2024). doi:10.1088\/2634-4386\/ad1cd7","DOI":"10.1088\/2634-4386\/ad1cd7"},{"key":"e_1_3_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1117\/12.607707"},{"key":"e_1_3_3_2_29_2","volume-title":"Introduction to asynchronous circuit design","author":"Spars\u00f8 Jens","year":"2020","unstructured":"Jens Spars\u00f8. 2020. Introduction to asynchronous circuit design. DTU Compute, Technical University of Denmark, Kongens Lyngby, Denmark. OCLC: 1199326564."},{"key":"e_1_3_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"e_1_3_3_2_31_2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSERC66193.2025.11214101"},{"key":"e_1_3_3_2_32_2","doi-asserted-by":"crossref","unstructured":"Kees van Berkel. 1992. Beware the isochronic fork. Integration 13 2 (June 1992) 103\u2013128. doi:10.1016\/0167-9260(92)90001-F","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"e_1_3_3_2_33_2","doi-asserted-by":"crossref","unstructured":"Arthur\u00a0H. Veen. 1986. Dataflow machine architecture. Comput. Surveys 18 4 (Dec. 1986) 365\u2013396. doi:10.1145\/27633.28055","DOI":"10.1145\/27633.28055"},{"key":"e_1_3_3_2_34_2","doi-asserted-by":"crossref","unstructured":"Man Yao Ole Richter Guangshe Zhao Ning Qiao Yannan Xing Dingheng Wang Tianxiang Hu Wei Fang Tugba Demirci Michele De\u00a0Marchi Lei Deng Tianyi Yan Carsten Nielsen Sadique Sheik Chenxi Wu Yonghong Tian Bo Xu and Guoqi Li. 2024. Spike-based dynamic computing with asynchronous sensing-computing neuromorphic chip. Nature Communications 15 1 (May 2024) 4464. doi:10.1038\/s41467-024-47811-6","DOI":"10.1038\/s41467-024-47811-6"}],"event":{"name":"ICONS '26: International Conference on Neuromorphic Systems","location":"Chicago USA","acronym":"ICONS 2026","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGAI ACM Special Interest Group on Artificial Intelligence"]},"container-title":["Proceedings of the International Conference on Neuromorphic Systems"],"original-title":[],"deposited":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T05:59:58Z","timestamp":1784181598000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3822454.3822459"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8,4]]},"references-count":33,"alternative-id":["10.1145\/3822454.3822459","10.1145\/3822454"],"URL":"https:\/\/doi.org\/10.1145\/3822454.3822459","relation":{},"subject":[],"published":{"date-parts":[[2026,8,4]]},"assertion":[{"value":"2026-08-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}