{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T06:11:59Z","timestamp":1784182319207,"version":"3.55.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2026,8,4]],"date-time":"2026-08-04T00:00:00Z","timestamp":1785801600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"National Research Foundation of Korea (NRF)","award":["RS-2025-25403835"],"award-info":[{"award-number":["RS-2025-25403835"]}]},{"name":"Institute of Information & Communications Technology Planning & Evaluation (IITP)","award":["IITP-2025-RS-2022-00156225"],"award-info":[{"award-number":["IITP-2025-RS-2022-00156225"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2026,8,4]]},"DOI":"10.1145\/3822454.3822493","type":"proceedings-article","created":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T05:57:39Z","timestamp":1784181459000},"page":"124-127","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware\u2013Software Co-Design for Event-Driven SNN Deployment on Low-Cost Neuromorphic FPGAs"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5952-4130","authenticated-orcid":false,"given":"Jiwoon","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Kwangwoon University, Seoul, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2383-2603","authenticated-orcid":false,"given":"Souvik","family":"Chakraborty","sequence":"additional","affiliation":[{"name":"Department of Applied Mechanics, IIT Delhi, New Delhi, India and Department of Nuclear, Plasma and Radiological Engineering, University of Illinois Urbana-Champaign, Urbana, Illinois, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5506-6953","authenticated-orcid":false,"given":"Syed Bahauddin","family":"Alam","sequence":"additional","affiliation":[{"name":"Department of Nuclear, Plasma and Radiological Engineering, University of Illinois Urbana-Champaign, Urbana, Illinois, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8042-007X","authenticated-orcid":false,"given":"Cheolsoo","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Kwangwoon University, Seoul, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2026,8,4]]},"reference":[{"key":"e_1_3_3_1_2_2","volume-title":"7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480)","year":"2022","unstructured":"Advanced Micro Devices, Inc. 2022. 7 Series FPGAs and Zynq-7000 SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter User Guide (UG480). Advanced Micro Devices, Inc. https:\/\/docs.amd.com\/r\/en-US\/ug480_7Series_XADC\/Reference-Inputs-VREFP-and-VREFN Revision 1.11."},{"key":"e_1_3_3_1_3_2","volume-title":"Vivado Design Suite User Guide: Power Analysis and Optimization (UG907)","year":"2025","unstructured":"Advanced Micro Devices, Inc. 2025. Vivado Design Suite User Guide: Power Analysis and Optimization (UG907). Advanced Micro Devices, Inc. https:\/\/docs.amd.com\/r\/en-US\/ug907-vivado-power-analysis-optimization\/Output-Tab Version 2025.2."},{"key":"e_1_3_3_1_4_2","doi-asserted-by":"publisher","unstructured":"Mike Davies Narayan Srinivasa Tsung-Han Lin Gautham Chinya Yongqiang Cao Sriharsha Choday George Dimou Prasad Joshi Nabil Imam Shweta Jain Yuchen Liao Chung-Kuan Lin Andreas Lines Ruokun Liu Deepak Mathaikutty Steve McCoy Arnab Paul Jonathan Tse Gururaj Venkataramanan Yat-Hang Weng Andreas Wild Yoon Yang and Hong Wang. 2018. Loihi: A Neuromorphic Manycore Processor with On-Chip Learning. IEEE Micro 38 1 (2018) 82\u201399. 10.1109\/MM.2018.112130359","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_3_3_1_5_2","doi-asserted-by":"crossref","unstructured":"Peter\u00a0U Diehl and Matthew Cook. 2015. Unsupervised learning of digit recognition using spike-timing-dependent plasticity. Frontiers in Computational Neuroscience 9 (2015) 149773.","DOI":"10.3389\/fncom.2015.00099"},{"key":"e_1_3_3_1_6_2","doi-asserted-by":"crossref","unstructured":"Wei Fang Yanqi Chen Jianhao Ding Zhaofei Yu Timoth\u00e9e Masquelier Ding Chen Liwei Huang Huihui Zhou Guoqi Li and Yonghong Tian. 2023. Spikingjelly: An open-source machine learning infrastructure platform for spike-based intelligence. Science Advances 9 40 (2023) eadi1480.","DOI":"10.1126\/sciadv.adi1480"},{"key":"e_1_3_3_1_7_2","doi-asserted-by":"crossref","unstructured":"Julian G\u00f6ltz Laura Kriener Andreas Baumbach Sebastian Billaudelle Oliver Breitwieser Benjamin Cramer Dominik Dold Akos\u00a0Ferenc Kungl Walter Senn Johannes Schemmel et\u00a0al. 2021. Fast and energy-efficient neuromorphic deep learning with first-spike times. Nature Machine Intelligence 3 9 (2021) 823\u2013835.","DOI":"10.1038\/s42256-021-00388-x"},{"key":"e_1_3_3_1_8_2","doi-asserted-by":"crossref","unstructured":"Gaspard Goupy Pierre Tirilly and Ioan\u00a0Marius Bilasco. 2024. Neuronal competition groups with supervised STDP for spike-based classification. Advances in Neural Information Processing Systems 37 (2024) 106295\u2013106314.","DOI":"10.52202\/079017-3372"},{"key":"e_1_3_3_1_9_2","doi-asserted-by":"crossref","unstructured":"Hananel Hazan Daniel\u00a0J Saunders Hassaan Khan Devdhar Patel Darpan\u00a0T Sanghavi Hava\u00a0T Siegelmann and Robert Kozma. 2018. Bindsnet: A machine learning-oriented spiking neural networks library in python. Frontiers in Neuroinformatics 12 (2018) 89.","DOI":"10.3389\/fninf.2018.00089"},{"key":"e_1_3_3_1_10_2","unstructured":"Intel. 2021. Lava Software Framework. https:\/\/lava-nc.org\/. Accessed: 2026-04-07."},{"key":"e_1_3_3_1_11_2","doi-asserted-by":"crossref","unstructured":"Yann Le Cun L\u00e9on Bottou Yoshua Bengio and Patrick Haffner. 1998. Gradient Based Learning Applied to Document Recognition. Proceedings of IEEE 86 11 (1998) 2278\u20132324. http:\/\/leon.bottou.org\/papers\/lecun-98h","DOI":"10.1109\/5.726791"},{"key":"e_1_3_3_1_12_2","doi-asserted-by":"crossref","unstructured":"Milad Mozafari Mohammad Ganjtabesh Abbas Nowzari-Dalini and Timoth\u00e9e Masquelier. 2019. Spyketorch: Efficient simulation of convolutional spiking neural networks with at most one spike per neuron. Frontiers in Neuroscience 13 (2019) 625.","DOI":"10.3389\/fnins.2019.00625"},{"key":"e_1_3_3_1_13_2","doi-asserted-by":"publisher","unstructured":"Daniel Neil and Shih-Chii Liu. 2014. Minitaur an Event-Driven FPGA-Based Spiking Network Accelerator. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 12 (2014) 2621\u20132628. 10.1109\/TVLSI.2013.2294916","DOI":"10.1109\/TVLSI.2013.2294916"},{"key":"e_1_3_3_1_14_2","doi-asserted-by":"publisher","unstructured":"Eustace Painkras Luis Plana Jim Garside Steve Temple Francesco Galluppi Cameron Patterson David Lester Andrew\u00a0D. Brown and Steve\u00a0B. Furber. 2013. SpiNNaker: A 1-W 18-Core System-on-Chip for Massively Parallel Neural Network Simulation. IEEE Journal of Solid-State Circuits 48 8 (2013) 1943\u20131953. 10.1109\/JSSC.2013.2259038","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"e_1_3_3_1_15_2","doi-asserted-by":"crossref","unstructured":"Jongkil Park YeonJoo Jeong Jaewook Kim Suyoun Lee Joon\u00a0Young Kwak Jong-Keuk Park and Inho Kim. 2022. High dynamic range digital neuron core with time-embedded floating-point arithmetic. IEEE Transactions on Circuits and Systems I: Regular Papers 70 1 (2022) 290\u2013301.","DOI":"10.1109\/TCSI.2022.3206238"},{"key":"e_1_3_3_1_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS59952.2024.10595869"},{"key":"e_1_3_3_1_17_2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218689"},{"key":"e_1_3_3_1_18_2","unstructured":"Adam Paszke Sam Gross Francisco Massa Adam Lerer James Bradbury Gregory Chanan Trevor Killeen Zeming Lin Natalia Gimelshein Luca Antiga et\u00a0al. 2019. Pytorch: An imperative style high-performance deep learning library. Advances in Neural Information Processing Systems 32 (2019)."}],"event":{"name":"ICONS '26: International Conference on Neuromorphic Systems","location":"Chicago USA","acronym":"ICONS 2026","sponsor":["SIGDA ACM Special Interest Group on Design Automation","SIGAI ACM Special Interest Group on Artificial Intelligence"]},"container-title":["Proceedings of the International Conference on Neuromorphic Systems"],"original-title":[],"deposited":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T05:59:33Z","timestamp":1784181573000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3822454.3822493"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8,4]]},"references-count":17,"alternative-id":["10.1145\/3822454.3822493","10.1145\/3822454"],"URL":"https:\/\/doi.org\/10.1145\/3822454.3822493","relation":{},"subject":[],"published":{"date-parts":[[2026,8,4]]},"assertion":[{"value":"2026-08-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}