{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:44:32Z","timestamp":1750308272549,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2002,4,18]],"date-time":"2002-04-18T00:00:00Z","timestamp":1019088000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2002,4,18]]},"DOI":"10.1145\/505306.505308","type":"proceedings-article","created":{"date-parts":[[2004,4,19]],"date-time":"2004-04-19T17:18:43Z","timestamp":1082395123000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Power and CAD considerations for the 1.75mbyte, 1.2ghz L2 cache on the alpha 21364 CPU"],"prefix":"10.1145","author":[{"given":"Joel","family":"Grodstein","sequence":"first","affiliation":[{"name":"Compaq Computer, Shrewsbury, MA"}]},{"given":"Rachid","family":"Rayess","sequence":"additional","affiliation":[{"name":"Intel Corporation, Shrewsbury, MA"}]},{"given":"Tad","family":"Truex","sequence":"additional","affiliation":[{"name":"Compaq Computer, Shrewsbury, MA"}]},{"given":"Linda","family":"Shattuck","sequence":"additional","affiliation":[{"name":"Compaq Computer, Shrewsbury, MA"}]},{"given":"Sue","family":"Lowell","sequence":"additional","affiliation":[{"name":"Intel Corporation, Shrewsbury, MA"}]},{"given":"Dan","family":"Bailey","sequence":"additional","affiliation":[{"name":"Intel Corporation, Shrewsbury, MA"}]},{"given":"David","family":"Bertucci","sequence":"additional","affiliation":[{"name":"Compaq Computer, Shrewsbury, MA"}]},{"given":"Gabriel","family":"Bischoff","sequence":"additional","affiliation":[{"name":"Intel Corporation, Shrewsbury, MA"}]},{"given":"Daniel","family":"Dever","sequence":"additional","affiliation":[{"name":"Compaq Computer, Shrewsbury, MA"}]},{"given":"Mike","family":"Gowan","sequence":"additional","affiliation":[{"name":"Intel Corporation, Shrewsbury, MA"}]},{"given":"Roy","family":"Lane","sequence":"additional","affiliation":[{"name":"Compaq Computer, Shrewsbury, MA"}]},{"given":"Brian","family":"Lilly","sequence":"additional","affiliation":[{"name":"Compaq Computer, Shrewsbury, MA"}]},{"given":"Krishna","family":"Nagalla","sequence":"additional","affiliation":[{"name":"Intel Corporation, Shrewsbury, MA"}]},{"given":"Rahul","family":"Shah","sequence":"additional","affiliation":[{"name":"Intel Corporation, Shrewsbury, MA"}]},{"given":"Emily","family":"Shriver","sequence":"additional","affiliation":[{"name":"Intel Corporation, Shrewsbury, MA"}]},{"given":"Shi-Huang","family":"Yin","sequence":"additional","affiliation":[{"name":"Compaq Computer, Shrewsbury, MA"}]},{"given":"Shannon","family":"Morton","sequence":"additional","affiliation":[{"name":"Compaq Computer, Shrewsbury, MA"}]}],"member":"320","published-online":{"date-parts":[[2002,4,18]]},"reference":[{"key":"e_1_3_2_1_1_2","doi-asserted-by":"crossref","unstructured":"A.Jain et.al \"A 1.2 GHz Alpha microprocessor with 44.8 GB\/s chip pin bandwidth \" ISSCC Proceedings Feb.2001 pp.240-. A.Jain et.al \"A 1.2 GHz Alpha microprocessor with 44.8 GB\/s chip pin bandwidth \" ISSCC Proceedings Feb.2001 pp.240-.","DOI":"10.1109\/ISSCC.2001.912621"},{"key":"e_1_3_2_1_2_2","first-page":"86","article-title":"al., \"A 1GHz Alpha Microprocessor","author":"B.","year":"2000","unstructured":"B. Benschneider et. al., \"A 1GHz Alpha Microprocessor ,\" ISSCC Proc. , pp. 86 - 87 , Feb. 2000 B.Benschneider et.al., \"A 1GHz Alpha Microprocessor,\" ISSCC Proc., pp.86-7, Feb. 2000","journal-title":"ISSCC Proc."},{"key":"e_1_3_2_1_3_2","doi-asserted-by":"crossref","unstructured":"J.Montanaro et.al. \"A 160Mhz 32b .5W CMOS RISC Microprocessor \" ISSCC 1996 J.Montanaro et.al. \"A 160Mhz 32b .5W CMOS RISC Microprocessor \" ISSCC 1996","DOI":"10.1109\/JSSC.1996.542315"},{"key":"e_1_3_2_1_4_2","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313860"},{"key":"e_1_3_2_1_5_2","doi-asserted-by":"crossref","unstructured":"Chandrakasan et.al. \"Design of High-Performance Microprocssor Circuits \" IEEE press 2001. Chandrakasan et.al. \"Design of High-Performance Microprocssor Circuits \" IEEE press 2001.","DOI":"10.1109\/9780470544365"},{"key":"e_1_3_2_1_6_2","first-page":"402","article-title":"al, \"The Design and Analysis of the Clock Distribution Network for a 1.2 Ghz Alpha Microprocessor","author":"T.","year":"2001","unstructured":"T. Xanthopoulos et. al, \"The Design and Analysis of the Clock Distribution Network for a 1.2 Ghz Alpha Microprocessor ,\" ISSCC Proc. , pp. 402 - 403 , Feb. 2001 T.Xanthopoulos et.al, \"The Design and Analysis of the Clock Distribution Network for a 1.2 Ghz Alpha Microprocessor,\" ISSCC Proc., pp.402-3, Feb.2001","journal-title":"ISSCC Proc."},{"key":"e_1_3_2_1_7_2","unstructured":"E.Friedman \"Clock Distribution Networks in VLSI Circuits & Systems \" IEEE Press 1995. E.Friedman \"Clock Distribution Networks in VLSI Circuits & Systems \" IEEE Press 1995."},{"key":"e_1_3_2_1_8_2","doi-asserted-by":"crossref","unstructured":"R.Bryant \"Boolean Analysis of MOS Circuits \"IEEE T. CAD of ICs July 1987 R.Bryant \"Boolean Analysis of MOS Circuits \"IEEE T. CAD of ICs July 1987","DOI":"10.1109\/TCAD.1987.1270310"},{"key":"e_1_3_2_1_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.62795"},{"key":"e_1_3_2_1_10_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.771176"},{"key":"e_1_3_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240641"},{"key":"e_1_3_2_1_12_2","unstructured":"J.Grodstein et.al. \"Race Detection for Two-Phase Systems \" ICCAD-90. J.Grodstein et.al. \"Race Detection for Two-Phase Systems \" ICCAD-90."},{"key":"e_1_3_2_1_13_2","doi-asserted-by":"publisher","DOI":"10.1109\/92.805751"}],"event":{"name":"GLSVLSI02: Great Lakes Symposium on VLSI","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"New York New York USA","acronym":"GLSVLSI02"},"container-title":["Proceedings of the 12th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/505306.505308","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/505306.505308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:24:08Z","timestamp":1750267448000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/505306.505308"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,4,18]]},"references-count":13,"alternative-id":["10.1145\/505306.505308","10.1145\/505306"],"URL":"https:\/\/doi.org\/10.1145\/505306.505308","relation":{},"subject":[],"published":{"date-parts":[[2002,4,18]]},"assertion":[{"value":"2002-04-18","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}