{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:58:32Z","timestamp":1750309112016,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2004,4,26]],"date-time":"2004-04-26T00:00:00Z","timestamp":1082937600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,4,26]]},"DOI":"10.1145\/988952.988966","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T15:55:38Z","timestamp":1090338938000},"page":"57-60","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A compact DSP core with static floating-point unit & its microcode generation"],"prefix":"10.1145","author":[{"given":"Tay-Jyi","family":"Lin","sequence":"first","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Hung-Yueh","family":"Lin","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Chie-Min","family":"Chao","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Chih-Wei","family":"Liu","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]},{"given":"Chein-Wei","family":"Jen","sequence":"additional","affiliation":[{"name":"National Chiao Tung University, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2004,4,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/35.815456"},{"key":"e_1_3_2_1_2_1","unstructured":"Intel PXA800F Cellular Processor - Development Manual Intel Corp. Feb. 2003.  Intel PXA800F Cellular Processor - Development Manual Intel Corp. Feb. 2003."},{"key":"e_1_3_2_1_3_1","volume-title":"Jan.","author":"Dual Core 0","year":"2003","unstructured":"OMAP591 0 Dual Core Processor - Technical Reference Manual , Texas Instruments , Jan. 2003 . OMAP5910 Dual Core Processor - Technical Reference Manual, Texas Instruments, Jan. 2003."},{"key":"e_1_3_2_1_4_1","unstructured":"M. Levy \"ARM picks up performance \" Microprocessor Report 4\/7\/03-01  M. Levy \"ARM picks up performance \" Microprocessor Report 4\/7\/03-01"},{"key":"e_1_3_2_1_5_1","unstructured":"R. A. Quinnell \"Logical combination? Convergence products need both RISC and DSP processors but merging them may not be the answer \" EDN 1\/23\/2003.  R. A. Quinnell \"Logical combination? Convergence products need both RISC and DSP processors but merging them may not be the answer \" EDN 1\/23\/2003."},{"key":"e_1_3_2_1_6_1","volume-title":"June","author":"Architecture Manual 0","year":"2003","unstructured":"TriCore 2-32-bit Unified Processor Core v.2. 0 Architecture - Architecture Manual , Infineon Technology , June 2003 . TriCore 2-32-bit Unified Processor Core v.2.0 Architecture - Architecture Manual, Infineon Technology, June 2003."},{"key":"e_1_3_2_1_7_1","volume-title":"Computer Architecture - A Quantitative Approach","author":"Hennessy J. L.","year":"2002","unstructured":"J. L. Hennessy and D. A. Patterson , Computer Architecture - A Quantitative Approach , 3 rd Edition, Morgan Kaufmann , 2002 . J. L. Hennessy and D. A. Patterson, Computer Architecture - A Quantitative Approach, 3rd Edition, Morgan Kaufmann, 2002.","edition":"3"},{"key":"e_1_3_2_1_8_1","volume-title":"Analog Device Inc","author":"Family 0","year":"1990","unstructured":"Digital Signal Processing - Using the ADSP-210 0 Family , Analog Device Inc ., 1990 . Digital Signal Processing - Using the ADSP-2100 Family, Analog Device Inc., 1990."},{"key":"e_1_3_2_1_9_1","first-page":"754","author":"Binary Floating-Point Arithmetic IEEE","year":"1985","unstructured":"IEEE Standard for Binary Floating-Point Arithmetic , IEEE Standard 754 , 1985 . IEEE Standard for Binary Floating-Point Arithmetic, IEEE Standard 754, 1985.","journal-title":"IEEE Standard"},{"key":"e_1_3_2_1_10_1","volume-title":"DSP Processor Fundamentals - Architectures and Features","author":"Lapsley P.","year":"1996","unstructured":"P. Lapsley , J. Bier , and E. A. Lee , DSP Processor Fundamentals - Architectures and Features , IEEE Press , 1996 . P. Lapsley, J. Bier, and E. A. Lee, DSP Processor Fundamentals - Architectures and Features, IEEE Press, 1996."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"e_1_3_2_1_12_1","volume-title":"VLSI Digital Signal Processing Systems - Design and Implementation","author":"Parhi K. K.","year":"1999","unstructured":"K. K. Parhi , VLSI Digital Signal Processing Systems - Design and Implementation , John Wiley & Sons , 1999 . K. K. Parhi, VLSI Digital Signal Processing Systems - Design and Implementation, John Wiley & Sons, 1999."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775960"},{"key":"e_1_3_2_1_14_1","volume-title":"JPEG - Still Image Data Compression Standard","author":"Pennebaker W. B.","year":"1993","unstructured":"W. B. Pennebaker , and J. L. Mitchell , JPEG - Still Image Data Compression Standard , Van Nostrand Reinhold , 1993 . W. B. Pennebaker, and J. L. Mitchell, JPEG - Still Image Data Compression Standard, Van Nostrand Reinhold, 1993."},{"key":"e_1_3_2_1_15_1","unstructured":"The SUIF Compiler Infrastructure http:\/\/suif.stanford.edu\/  The SUIF Compiler Infrastructure http:\/\/suif.stanford.edu\/"},{"key":"e_1_3_2_1_16_1","volume-title":"High Level Synthesis - Introduction to Chip and System Design","author":"Gajski D. D.","year":"1992","unstructured":"D. D. Gajski , , High Level Synthesis - Introduction to Chip and System Design , Kluwer Academic Publisher , 1992 . D. D. Gajski, et al, High Level Synthesis - Introduction to Chip and System Design, Kluwer Academic Publisher, 1992."},{"key":"e_1_3_2_1_17_1","volume-title":"LINDO System Inc","author":"User's Manual INDO","year":"2002","unstructured":"L INDO API User's Manual , LINDO System Inc ., 2002 . LINDO API User's Manual, LINDO System Inc., 2002."},{"key":"e_1_3_2_1_18_1","unstructured":"Independent JPEG Group http:\/\/www.ijg.org  Independent JPEG Group http:\/\/www.ijg.org"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/785411.785415"},{"key":"e_1_3_2_1_20_1","first-page":"1532","author":"In-System IEEE","year":"2002","unstructured":"IEEE Standard for In-System Configuration of Programmable Devices , IEEE Standard 1532 , 2002 . IEEE Standard for In-System Configuration of Programmable Devices, IEEE Standard 1532, 2002.","journal-title":"IEEE Standard"}],"event":{"name":"GLSVLSI04: Great Lakes Symposium on VLSI 2004","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston MA USA","acronym":"GLSVLSI04"},"container-title":["Proceedings of the 14th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/988952.988966","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/988952.988966","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T22:48:53Z","timestamp":1750286933000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/988952.988966"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,4,26]]},"references-count":20,"alternative-id":["10.1145\/988952.988966","10.1145\/988952"],"URL":"https:\/\/doi.org\/10.1145\/988952.988966","relation":{},"subject":[],"published":{"date-parts":[[2004,4,26]]},"assertion":[{"value":"2004-04-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}